Skip to content

Commit 21eb9ec

Browse files
Long Chengmbgg
authored andcommitted
arm: dts: mt2712: add uart APDMA to device tree
1. add uart APDMA controller device node 2. add uart 0/1/2/3/4/5 DMA function Signed-off-by: Long Cheng <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Matthias Brugger <[email protected]>
1 parent 5e6cdf0 commit 21eb9ec

File tree

1 file changed

+51
-0
lines changed

1 file changed

+51
-0
lines changed

arch/arm64/boot/dts/mediatek/mt2712e.dtsi

Lines changed: 51 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -300,6 +300,9 @@
300300
interrupts = <GIC_SPI 127 IRQ_TYPE_LEVEL_LOW>;
301301
clocks = <&baud_clk>, <&sys_clk>;
302302
clock-names = "baud", "bus";
303+
dmas = <&apdma 10
304+
&apdma 11>;
305+
dma-names = "tx", "rx";
303306
status = "disabled";
304307
};
305308

@@ -375,6 +378,39 @@
375378
(GIC_CPU_MASK_RAW(0x13) | IRQ_TYPE_LEVEL_HIGH)>;
376379
};
377380

381+
apdma: dma-controller@11000400 {
382+
compatible = "mediatek,mt2712-uart-dma",
383+
"mediatek,mt6577-uart-dma";
384+
reg = <0 0x11000400 0 0x80>,
385+
<0 0x11000480 0 0x80>,
386+
<0 0x11000500 0 0x80>,
387+
<0 0x11000580 0 0x80>,
388+
<0 0x11000600 0 0x80>,
389+
<0 0x11000680 0 0x80>,
390+
<0 0x11000700 0 0x80>,
391+
<0 0x11000780 0 0x80>,
392+
<0 0x11000800 0 0x80>,
393+
<0 0x11000880 0 0x80>,
394+
<0 0x11000900 0 0x80>,
395+
<0 0x11000980 0 0x80>;
396+
interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_LOW>,
397+
<GIC_SPI 104 IRQ_TYPE_LEVEL_LOW>,
398+
<GIC_SPI 105 IRQ_TYPE_LEVEL_LOW>,
399+
<GIC_SPI 106 IRQ_TYPE_LEVEL_LOW>,
400+
<GIC_SPI 107 IRQ_TYPE_LEVEL_LOW>,
401+
<GIC_SPI 108 IRQ_TYPE_LEVEL_LOW>,
402+
<GIC_SPI 109 IRQ_TYPE_LEVEL_LOW>,
403+
<GIC_SPI 110 IRQ_TYPE_LEVEL_LOW>,
404+
<GIC_SPI 111 IRQ_TYPE_LEVEL_LOW>,
405+
<GIC_SPI 112 IRQ_TYPE_LEVEL_LOW>,
406+
<GIC_SPI 113 IRQ_TYPE_LEVEL_LOW>,
407+
<GIC_SPI 114 IRQ_TYPE_LEVEL_LOW>;
408+
dma-requests = <12>;
409+
clocks = <&pericfg CLK_PERI_AP_DMA>;
410+
clock-names = "apdma";
411+
#dma-cells = <1>;
412+
};
413+
378414
auxadc: adc@11001000 {
379415
compatible = "mediatek,mt2712-auxadc";
380416
reg = <0 0x11001000 0 0x1000>;
@@ -391,6 +427,9 @@
391427
interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_LOW>;
392428
clocks = <&baud_clk>, <&sys_clk>;
393429
clock-names = "baud", "bus";
430+
dmas = <&apdma 0
431+
&apdma 1>;
432+
dma-names = "tx", "rx";
394433
status = "disabled";
395434
};
396435

@@ -401,6 +440,9 @@
401440
interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_LOW>;
402441
clocks = <&baud_clk>, <&sys_clk>;
403442
clock-names = "baud", "bus";
443+
dmas = <&apdma 2
444+
&apdma 3>;
445+
dma-names = "tx", "rx";
404446
status = "disabled";
405447
};
406448

@@ -411,6 +453,9 @@
411453
interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_LOW>;
412454
clocks = <&baud_clk>, <&sys_clk>;
413455
clock-names = "baud", "bus";
456+
dmas = <&apdma 4
457+
&apdma 5>;
458+
dma-names = "tx", "rx";
414459
status = "disabled";
415460
};
416461

@@ -421,6 +466,9 @@
421466
interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_LOW>;
422467
clocks = <&baud_clk>, <&sys_clk>;
423468
clock-names = "baud", "bus";
469+
dmas = <&apdma 6
470+
&apdma 7>;
471+
dma-names = "tx", "rx";
424472
status = "disabled";
425473
};
426474

@@ -635,6 +683,9 @@
635683
interrupts = <GIC_SPI 126 IRQ_TYPE_LEVEL_LOW>;
636684
clocks = <&baud_clk>, <&sys_clk>;
637685
clock-names = "baud", "bus";
686+
dmas = <&apdma 8
687+
&apdma 9>;
688+
dma-names = "tx", "rx";
638689
status = "disabled";
639690
};
640691

0 commit comments

Comments
 (0)