|
300 | 300 | interrupts = <GIC_SPI 127 IRQ_TYPE_LEVEL_LOW>;
|
301 | 301 | clocks = <&baud_clk>, <&sys_clk>;
|
302 | 302 | clock-names = "baud", "bus";
|
| 303 | + dmas = <&apdma 10 |
| 304 | + &apdma 11>; |
| 305 | + dma-names = "tx", "rx"; |
303 | 306 | status = "disabled";
|
304 | 307 | };
|
305 | 308 |
|
|
375 | 378 | (GIC_CPU_MASK_RAW(0x13) | IRQ_TYPE_LEVEL_HIGH)>;
|
376 | 379 | };
|
377 | 380 |
|
| 381 | + apdma: dma-controller@11000400 { |
| 382 | + compatible = "mediatek,mt2712-uart-dma", |
| 383 | + "mediatek,mt6577-uart-dma"; |
| 384 | + reg = <0 0x11000400 0 0x80>, |
| 385 | + <0 0x11000480 0 0x80>, |
| 386 | + <0 0x11000500 0 0x80>, |
| 387 | + <0 0x11000580 0 0x80>, |
| 388 | + <0 0x11000600 0 0x80>, |
| 389 | + <0 0x11000680 0 0x80>, |
| 390 | + <0 0x11000700 0 0x80>, |
| 391 | + <0 0x11000780 0 0x80>, |
| 392 | + <0 0x11000800 0 0x80>, |
| 393 | + <0 0x11000880 0 0x80>, |
| 394 | + <0 0x11000900 0 0x80>, |
| 395 | + <0 0x11000980 0 0x80>; |
| 396 | + interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_LOW>, |
| 397 | + <GIC_SPI 104 IRQ_TYPE_LEVEL_LOW>, |
| 398 | + <GIC_SPI 105 IRQ_TYPE_LEVEL_LOW>, |
| 399 | + <GIC_SPI 106 IRQ_TYPE_LEVEL_LOW>, |
| 400 | + <GIC_SPI 107 IRQ_TYPE_LEVEL_LOW>, |
| 401 | + <GIC_SPI 108 IRQ_TYPE_LEVEL_LOW>, |
| 402 | + <GIC_SPI 109 IRQ_TYPE_LEVEL_LOW>, |
| 403 | + <GIC_SPI 110 IRQ_TYPE_LEVEL_LOW>, |
| 404 | + <GIC_SPI 111 IRQ_TYPE_LEVEL_LOW>, |
| 405 | + <GIC_SPI 112 IRQ_TYPE_LEVEL_LOW>, |
| 406 | + <GIC_SPI 113 IRQ_TYPE_LEVEL_LOW>, |
| 407 | + <GIC_SPI 114 IRQ_TYPE_LEVEL_LOW>; |
| 408 | + dma-requests = <12>; |
| 409 | + clocks = <&pericfg CLK_PERI_AP_DMA>; |
| 410 | + clock-names = "apdma"; |
| 411 | + #dma-cells = <1>; |
| 412 | + }; |
| 413 | + |
378 | 414 | auxadc: adc@11001000 {
|
379 | 415 | compatible = "mediatek,mt2712-auxadc";
|
380 | 416 | reg = <0 0x11001000 0 0x1000>;
|
|
391 | 427 | interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_LOW>;
|
392 | 428 | clocks = <&baud_clk>, <&sys_clk>;
|
393 | 429 | clock-names = "baud", "bus";
|
| 430 | + dmas = <&apdma 0 |
| 431 | + &apdma 1>; |
| 432 | + dma-names = "tx", "rx"; |
394 | 433 | status = "disabled";
|
395 | 434 | };
|
396 | 435 |
|
|
401 | 440 | interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_LOW>;
|
402 | 441 | clocks = <&baud_clk>, <&sys_clk>;
|
403 | 442 | clock-names = "baud", "bus";
|
| 443 | + dmas = <&apdma 2 |
| 444 | + &apdma 3>; |
| 445 | + dma-names = "tx", "rx"; |
404 | 446 | status = "disabled";
|
405 | 447 | };
|
406 | 448 |
|
|
411 | 453 | interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_LOW>;
|
412 | 454 | clocks = <&baud_clk>, <&sys_clk>;
|
413 | 455 | clock-names = "baud", "bus";
|
| 456 | + dmas = <&apdma 4 |
| 457 | + &apdma 5>; |
| 458 | + dma-names = "tx", "rx"; |
414 | 459 | status = "disabled";
|
415 | 460 | };
|
416 | 461 |
|
|
421 | 466 | interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_LOW>;
|
422 | 467 | clocks = <&baud_clk>, <&sys_clk>;
|
423 | 468 | clock-names = "baud", "bus";
|
| 469 | + dmas = <&apdma 6 |
| 470 | + &apdma 7>; |
| 471 | + dma-names = "tx", "rx"; |
424 | 472 | status = "disabled";
|
425 | 473 | };
|
426 | 474 |
|
|
635 | 683 | interrupts = <GIC_SPI 126 IRQ_TYPE_LEVEL_LOW>;
|
636 | 684 | clocks = <&baud_clk>, <&sys_clk>;
|
637 | 685 | clock-names = "baud", "bus";
|
| 686 | + dmas = <&apdma 8 |
| 687 | + &apdma 9>; |
| 688 | + dma-names = "tx", "rx"; |
638 | 689 | status = "disabled";
|
639 | 690 | };
|
640 | 691 |
|
|
0 commit comments