@@ -72,7 +72,6 @@ struct clk_sscg_pll_setup {
72
72
int divr2 , divf2 ;
73
73
int divq ;
74
74
int bypass ;
75
-
76
75
uint64_t vco1 ;
77
76
uint64_t vco2 ;
78
77
uint64_t fout ;
@@ -86,11 +85,8 @@ struct clk_sscg_pll_setup {
86
85
struct clk_sscg_pll {
87
86
struct clk_hw hw ;
88
87
const struct clk_ops ops ;
89
-
90
88
void __iomem * base ;
91
-
92
89
struct clk_sscg_pll_setup setup ;
93
-
94
90
u8 parent ;
95
91
u8 bypass1 ;
96
92
u8 bypass2 ;
@@ -194,7 +190,6 @@ static int clk_sscg_pll2_find_setup(struct clk_sscg_pll_setup *setup,
194
190
struct clk_sscg_pll_setup * temp_setup ,
195
191
uint64_t ref )
196
192
{
197
-
198
193
int ret ;
199
194
200
195
if (ref < PLL_STAGE1_MIN_FREQ || ref > PLL_STAGE1_MAX_FREQ )
@@ -253,7 +248,6 @@ static int clk_sscg_pll1_find_setup(struct clk_sscg_pll_setup *setup,
253
248
struct clk_sscg_pll_setup * temp_setup ,
254
249
uint64_t ref )
255
250
{
256
-
257
251
int ret ;
258
252
259
253
if (ref < PLL_REF_MIN_FREQ || ref > PLL_REF_MAX_FREQ )
@@ -280,19 +274,16 @@ static int clk_sscg_pll_find_setup(struct clk_sscg_pll_setup *setup,
280
274
temp_setup .fout_request = rate ;
281
275
282
276
switch (try_bypass ) {
283
-
284
277
case PLL_BYPASS2 :
285
278
if (prate == rate ) {
286
279
setup -> bypass = PLL_BYPASS2 ;
287
280
setup -> fout = rate ;
288
281
ret = 0 ;
289
282
}
290
283
break ;
291
-
292
284
case PLL_BYPASS1 :
293
285
ret = clk_sscg_pll2_find_setup (setup , & temp_setup , prate );
294
286
break ;
295
-
296
287
case PLL_BYPASS_NONE :
297
288
ret = clk_sscg_pll1_find_setup (setup , & temp_setup , prate );
298
289
break ;
@@ -301,7 +292,6 @@ static int clk_sscg_pll_find_setup(struct clk_sscg_pll_setup *setup,
301
292
return ret ;
302
293
}
303
294
304
-
305
295
static int clk_sscg_pll_is_prepared (struct clk_hw * hw )
306
296
{
307
297
struct clk_sscg_pll * pll = to_clk_sscg_pll (hw );
0 commit comments