Skip to content

Commit 25d9049

Browse files
tlebbebarino
authored andcommitted
clk: eyeq: add driver
Add Mobileye EyeQ5, EyeQ6L and EyeQ6H clock controller driver. It is both a platform driver and a hook onto of_clk_init() used for clocks required early (GIC timer, UARTs). For some compatible, it is both at the same time. eqc_early_init() initialises early PLLs and exposes its own clock provider. It marks other clocks as deferred. eqc_probe() adds all remaining clocks using another clock provider. It exposes read-only PLLs derived from the main crystal on board. It also exposes another type of clocks: divider clocks. They always have even divisors and have one PLL as parent. This driver also bears the responsability for optional reset and pinctrl auxiliary devices. The match data attached to the devicetree node compatible indicate if such devices should be created. They all get passed a pointer to the start of the OLB region. Signed-off-by: Théo Lebrun <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Stephen Boyd <[email protected]>
1 parent 6a13680 commit 25d9049

File tree

3 files changed

+707
-0
lines changed

3 files changed

+707
-0
lines changed

drivers/clk/Kconfig

Lines changed: 11 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -226,6 +226,17 @@ config COMMON_CLK_EP93XX
226226
help
227227
This driver supports the SoC clocks on the Cirrus Logic ep93xx.
228228

229+
config COMMON_CLK_EYEQ
230+
bool "Clock driver for the Mobileye EyeQ platform"
231+
depends on MACH_EYEQ5 || MACH_EYEQ6H || COMPILE_TEST
232+
select AUXILIARY_BUS
233+
default MACH_EYEQ5 || MACH_EYEQ6H
234+
help
235+
This driver provides clocks found on Mobileye EyeQ5, EyeQ6L and Eye6H
236+
SoCs. Controllers live in shared register regions called OLB. Driver
237+
provides read-only PLLs, derived from the main crystal clock (which
238+
must be constant). It also exposes some divider clocks.
239+
229240
config COMMON_CLK_FSL_FLEXSPI
230241
tristate "Clock driver for FlexSPI on Layerscape SoCs"
231242
depends on ARCH_LAYERSCAPE || COMPILE_TEST

drivers/clk/Makefile

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -42,6 +42,7 @@ obj-$(CONFIG_COMMON_CLK_CS2000_CP) += clk-cs2000-cp.o
4242
obj-$(CONFIG_COMMON_CLK_EP93XX) += clk-ep93xx.o
4343
obj-$(CONFIG_ARCH_SPARX5) += clk-sparx5.o
4444
obj-$(CONFIG_COMMON_CLK_EN7523) += clk-en7523.o
45+
obj-$(CONFIG_COMMON_CLK_EYEQ) += clk-eyeq.o
4546
obj-$(CONFIG_COMMON_CLK_FIXED_MMIO) += clk-fixed-mmio.o
4647
obj-$(CONFIG_COMMON_CLK_FSL_FLEXSPI) += clk-fsl-flexspi.o
4748
obj-$(CONFIG_COMMON_CLK_FSL_SAI) += clk-fsl-sai.o

0 commit comments

Comments
 (0)