Skip to content

Commit 27ec6a1

Browse files
committed
Merge tag 'qcom-clk-for-6.9' of https://git.kernel.org/pub/scm/linux/kernel/git/qcom/linux into clk-qcom
Pull Qualcomm clk driver updates from Bjorn Andersson: - Support for Display, TCSR, GPU, and Camera clock controllers for Qualcomm's X1 Elite SoC - Typo fixes in the IPQ5018 GCC driver - Add "qdss_at" clk on Qualcomm IPQ6018, needed for WiFi - Properly terminate frequency tables in different qcom clk drivers - Add MDSS, crypto, and SDCC resets on Qualcomm MSM8953 - Add missing UFS CLKREF clks on Qualcomm SC8180X - Avoid significant delays during boot by adding a softdep on rpmhpd to SDM845 gcc driver - Add QUPv3 RCGS w/ DFS and video resets to Qualcomm SM8150 GCC driver - Fix the custom GPU GX "do-nothing" method in the GDSC driver - Add an external regulator to GX GDSC on SC8280XP GPU clk driver - Switch display, GPU, video, and camera clock drivers to module_platform_driver() - Set a longer delay for Venus resets on many Qualcomm SoCs - Correct the GDSC wait times in the Qualcomm SDM845 display clk driver - Remove the unused Qualcomm sc7180 modem clk driver * tag 'qcom-clk-for-6.9' of https://git.kernel.org/pub/scm/linux/kernel/git/qcom/linux: (62 commits) clk: qcom: gcc-ipq5018: fix register offset for GCC_UBI0_AXI_ARES reset clk: qcom: gcc-ipq5018: fix 'halt_reg' offset of 'gcc_pcie1_pipe_clk' clk: qcom: gcc-ipq5018: fix 'enable_reg' offset of 'gcc_gmac0_sys_clk' clk: qcom: camcc-x1e80100: Fix missing DT_IFACE enum in x1e80100 camcc clk: qcom: mmcc-msm8974: fix terminating of frequency table arrays clk: qcom: mmcc-apq8084: fix terminating of frequency table arrays clk: qcom: camcc-sc8280xp: fix terminating of frequency table arrays clk: qcom: gcc-ipq9574: fix terminating of frequency table arrays clk: qcom: gcc-ipq8074: fix terminating of frequency table arrays clk: qcom: gcc-ipq6018: fix terminating of frequency table arrays clk: qcom: gcc-ipq5018: fix terminating of frequency table arrays clk: qcom: dispcc-sdm845: Adjust internal GDSC wait times dt-bindings: clk: qcom: drop the SC7180 Modem subsystem clock controller clk: qcom: drop the SC7180 Modem subsystem clock driver clk: qcom: Use qcom_branch_set_clk_en() clk: qcom: branch: Add a helper for setting the enable bit clk: qcom: dispcc-sm8250: Make clk_init_data and pll_vco const clk: qcom: gcc-sc8180x: Add missing UFS QREF clocks clk: qcom: gcc-msm8953: add more resets clk: qcom: videocc-*: switch to module_platform_driver ...
2 parents 6613476 + 7d474b4 commit 27ec6a1

File tree

92 files changed

+6176
-1198
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

92 files changed

+6176
-1198
lines changed

Documentation/devicetree/bindings/clock/qcom,gpucc.yaml

Lines changed: 9 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -53,6 +53,9 @@ properties:
5353
power-domains:
5454
maxItems: 1
5555

56+
vdd-gfx-supply:
57+
description: Regulator supply for the VDD_GFX pads
58+
5659
'#clock-cells':
5760
const: 1
5861

@@ -74,6 +77,12 @@ required:
7477
- '#reset-cells'
7578
- '#power-domain-cells'
7679

80+
# Require that power-domains and vdd-gfx-supply are not both present
81+
not:
82+
required:
83+
- power-domains
84+
- vdd-gfx-supply
85+
7786
additionalProperties: false
7887

7988
examples:

Documentation/devicetree/bindings/clock/qcom,q6sstopcc.yaml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -7,7 +7,7 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
77
title: Q6SSTOP clock Controller
88

99
maintainers:
10-
- Govind Singh <govinds@codeaurora.org>
10+
- Bjorn Andersson <andersson@kernel.org>
1111

1212
properties:
1313
compatible:

Documentation/devicetree/bindings/clock/qcom,sc7180-mss.yaml

Lines changed: 0 additions & 61 deletions
This file was deleted.

Documentation/devicetree/bindings/clock/qcom,sm8450-camcc.yaml

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -17,6 +17,7 @@ description: |
1717
include/dt-bindings/clock/qcom,sm8450-camcc.h
1818
include/dt-bindings/clock/qcom,sm8550-camcc.h
1919
include/dt-bindings/clock/qcom,sc8280xp-camcc.h
20+
include/dt-bindings/clock/qcom,x1e80100-camcc.h
2021
2122
allOf:
2223
- $ref: qcom,gcc.yaml#
@@ -27,6 +28,7 @@ properties:
2728
- qcom,sc8280xp-camcc
2829
- qcom,sm8450-camcc
2930
- qcom,sm8550-camcc
31+
- qcom,x1e80100-camcc
3032

3133
clocks:
3234
items:

Documentation/devicetree/bindings/clock/qcom,sm8450-gpucc.yaml

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -18,13 +18,15 @@ description: |
1818
include/dt-bindings/clock/qcom,sm8550-gpucc.h
1919
include/dt-bindings/reset/qcom,sm8450-gpucc.h
2020
include/dt-bindings/reset/qcom,sm8650-gpucc.h
21+
include/dt-bindings/reset/qcom,x1e80100-gpucc.h
2122
2223
properties:
2324
compatible:
2425
enum:
2526
- qcom,sm8450-gpucc
2627
- qcom,sm8550-gpucc
2728
- qcom,sm8650-gpucc
29+
- qcom,x1e80100-gpucc
2830

2931
clocks:
3032
items:

Documentation/devicetree/bindings/clock/qcom,sm8550-dispcc.yaml

Lines changed: 6 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -14,12 +14,17 @@ description: |
1414
Qualcomm display clock control module provides the clocks, resets and power
1515
domains on SM8550.
1616
17-
See also:: include/dt-bindings/clock/qcom,sm8550-dispcc.h
17+
See also:
18+
- include/dt-bindings/clock/qcom,sm8550-dispcc.h
19+
- include/dt-bindings/clock/qcom,sm8650-dispcc.h
20+
- include/dt-bindings/clock/qcom,x1e80100-dispcc.h
1821
1922
properties:
2023
compatible:
2124
enum:
2225
- qcom,sm8550-dispcc
26+
- qcom,sm8650-dispcc
27+
- qcom,x1e80100-dispcc
2328

2429
clocks:
2530
items:

Documentation/devicetree/bindings/clock/qcom,sm8550-tcsr.yaml

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -23,6 +23,7 @@ properties:
2323
- enum:
2424
- qcom,sm8550-tcsr
2525
- qcom,sm8650-tcsr
26+
- qcom,x1e80100-tcsr
2627
- const: syscon
2728

2829
clocks:

Documentation/devicetree/bindings/clock/qcom,sm8650-dispcc.yaml

Lines changed: 0 additions & 106 deletions
This file was deleted.

drivers/clk/qcom/Kconfig

Lines changed: 35 additions & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -20,6 +20,24 @@ menuconfig COMMON_CLK_QCOM
2020

2121
if COMMON_CLK_QCOM
2222

23+
config CLK_X1E80100_CAMCC
24+
tristate "X1E80100 Camera Clock Controller"
25+
depends on ARM64 || COMPILE_TEST
26+
select CLK_X1E80100_GCC
27+
help
28+
Support for the camera clock controller on X1E80100 devices.
29+
Say Y if you want to support camera devices and camera functionality.
30+
31+
config CLK_X1E80100_DISPCC
32+
tristate "X1E80100 Display Clock Controller"
33+
depends on ARM64 || COMPILE_TEST
34+
select CLK_X1E80100_GCC
35+
help
36+
Support for the two display clock controllers on Qualcomm
37+
Technologies, Inc. X1E80100 devices.
38+
Say Y if you want to support display devices and functionality such as
39+
splash screen.
40+
2341
config CLK_X1E80100_GCC
2442
tristate "X1E80100 Global Clock Controller"
2543
depends on ARM64 || COMPILE_TEST
@@ -30,6 +48,23 @@ config CLK_X1E80100_GCC
3048
Say Y if you want to use peripheral devices such as UART, SPI, I2C,
3149
USB, UFS, SD/eMMC, PCIe, etc.
3250

51+
config CLK_X1E80100_GPUCC
52+
tristate "X1E80100 Graphics Clock Controller"
53+
depends on ARM64 || COMPILE_TEST
54+
select CLK_X1E80100_GCC
55+
help
56+
Support for the graphics clock controller on X1E80100 devices.
57+
Say Y if you want to support graphics controller devices and
58+
functionality such as 3D graphics.
59+
60+
config CLK_X1E80100_TCSRCC
61+
tristate "X1E80100 TCSR Clock Controller"
62+
depends on ARM64 || COMPILE_TEST
63+
select QCOM_GDSC
64+
help
65+
Support for the TCSR clock controller on X1E80100 devices.
66+
Say Y if you want to use peripheral devices such as SD/UFS.
67+
3368
config QCOM_A53PLL
3469
tristate "MSM8916 A53 PLL"
3570
help
@@ -600,16 +635,6 @@ config SC_LPASS_CORECC_7280
600635
Say Y if you want to use LPASS clocks and power domains of the LPASS
601636
core clock controller.
602637

603-
config SC_MSS_7180
604-
tristate "SC7180 Modem Clock Controller"
605-
depends on ARM64 || COMPILE_TEST
606-
select SC_GCC_7180
607-
help
608-
Support for the Modem Subsystem clock controller on Qualcomm
609-
Technologies, Inc on SC7180 devices.
610-
Say Y if you want to use the Modem branch clocks of the Modem
611-
subsystem clock controller to reset the MSS subsystem.
612-
613638
config SC_VIDEOCC_7180
614639
tristate "SC7180 Video Clock Controller"
615640
depends on ARM64 || COMPILE_TEST

drivers/clk/qcom/Makefile

Lines changed: 4 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -21,7 +21,11 @@ clk-qcom-$(CONFIG_QCOM_GDSC) += gdsc.o
2121
obj-$(CONFIG_APQ_GCC_8084) += gcc-apq8084.o
2222
obj-$(CONFIG_APQ_MMCC_8084) += mmcc-apq8084.o
2323
obj-$(CONFIG_CLK_GFM_LPASS_SM8250) += lpass-gfm-sm8250.o
24+
obj-$(CONFIG_CLK_X1E80100_CAMCC) += camcc-x1e80100.o
25+
obj-$(CONFIG_CLK_X1E80100_DISPCC) += dispcc-x1e80100.o
2426
obj-$(CONFIG_CLK_X1E80100_GCC) += gcc-x1e80100.o
27+
obj-$(CONFIG_CLK_X1E80100_GPUCC) += gpucc-x1e80100.o
28+
obj-$(CONFIG_CLK_X1E80100_TCSRCC) += tcsrcc-x1e80100.o
2529
obj-$(CONFIG_IPQ_APSS_PLL) += apss-ipq-pll.o
2630
obj-$(CONFIG_IPQ_APSS_6018) += apss-ipq6018.o
2731
obj-$(CONFIG_IPQ_GCC_4019) += gcc-ipq4019.o
@@ -87,7 +91,6 @@ obj-$(CONFIG_SC_LPASSCC_7280) += lpasscc-sc7280.o
8791
obj-$(CONFIG_SC_LPASSCC_8280XP) += lpasscc-sc8280xp.o
8892
obj-$(CONFIG_SC_LPASS_CORECC_7180) += lpasscorecc-sc7180.o
8993
obj-$(CONFIG_SC_LPASS_CORECC_7280) += lpasscorecc-sc7280.o lpassaudiocc-sc7280.o
90-
obj-$(CONFIG_SC_MSS_7180) += mss-sc7180.o
9194
obj-$(CONFIG_SC_VIDEOCC_7180) += videocc-sc7180.o
9295
obj-$(CONFIG_SC_VIDEOCC_7280) += videocc-sc7280.o
9396
obj-$(CONFIG_SDM_CAMCC_845) += camcc-sdm845.o

0 commit comments

Comments
 (0)