Skip to content

Commit 2887322

Browse files
bchihiBLdlezcano
authored andcommitted
thermal/drivers/mediatek/lvts_thermal: Add mt8192 support
Add LVTS Driver support for MT8192. Co-developed-by: Nícolas F. R. A. Prado <[email protected]> Signed-off-by: Nícolas F. R. A. Prado <[email protected]> Signed-off-by: Balsam CHIHI <[email protected]> Reviewed-by: Nícolas F. R. A. Prado <[email protected]> [[email protected]: cosmetic changes, rebase] Signed-off-by: Bernhard Rosenkränzer <[email protected]> Reviewed-by: Matthias Brugger <[email protected]> Reviewed-by: Alexandre Mergnat <[email protected]> Reviewed-by: AngeloGioacchino Del Regno <[email protected]> Signed-off-by: Daniel Lezcano <[email protected]> Link: https://lore.kernel.org/r/[email protected]
1 parent 8137bb9 commit 2887322

File tree

1 file changed

+95
-0
lines changed

1 file changed

+95
-0
lines changed

drivers/thermal/mediatek/lvts_thermal.c

Lines changed: 95 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -92,6 +92,7 @@
9292
#define LVTS_MSR_READ_WAIT_US (LVTS_MSR_READ_TIMEOUT_US / 2)
9393

9494
#define LVTS_HW_SHUTDOWN_MT7988 105000
95+
#define LVTS_HW_SHUTDOWN_MT8192 105000
9596
#define LVTS_HW_SHUTDOWN_MT8195 105000
9697

9798
#define LVTS_MINIMUM_THRESHOLD 20000
@@ -1329,6 +1330,88 @@ static int lvts_resume(struct device *dev)
13291330
return 0;
13301331
}
13311332

1333+
static const struct lvts_ctrl_data mt8192_lvts_mcu_data_ctrl[] = {
1334+
{
1335+
.cal_offset = { 0x04, 0x08 },
1336+
.lvts_sensor = {
1337+
{ .dt_id = MT8192_MCU_BIG_CPU0 },
1338+
{ .dt_id = MT8192_MCU_BIG_CPU1 }
1339+
},
1340+
.num_lvts_sensor = 2,
1341+
.offset = 0x0,
1342+
.hw_tshut_temp = LVTS_HW_SHUTDOWN_MT8192,
1343+
.mode = LVTS_MSR_FILTERED_MODE,
1344+
},
1345+
{
1346+
.cal_offset = { 0x0c, 0x10 },
1347+
.lvts_sensor = {
1348+
{ .dt_id = MT8192_MCU_BIG_CPU2 },
1349+
{ .dt_id = MT8192_MCU_BIG_CPU3 }
1350+
},
1351+
.num_lvts_sensor = 2,
1352+
.offset = 0x100,
1353+
.hw_tshut_temp = LVTS_HW_SHUTDOWN_MT8192,
1354+
.mode = LVTS_MSR_FILTERED_MODE,
1355+
},
1356+
{
1357+
.cal_offset = { 0x14, 0x18, 0x1c, 0x20 },
1358+
.lvts_sensor = {
1359+
{ .dt_id = MT8192_MCU_LITTLE_CPU0 },
1360+
{ .dt_id = MT8192_MCU_LITTLE_CPU1 },
1361+
{ .dt_id = MT8192_MCU_LITTLE_CPU2 },
1362+
{ .dt_id = MT8192_MCU_LITTLE_CPU3 }
1363+
},
1364+
.num_lvts_sensor = 4,
1365+
.offset = 0x200,
1366+
.hw_tshut_temp = LVTS_HW_SHUTDOWN_MT8192,
1367+
.mode = LVTS_MSR_FILTERED_MODE,
1368+
}
1369+
};
1370+
1371+
static const struct lvts_ctrl_data mt8192_lvts_ap_data_ctrl[] = {
1372+
{
1373+
.cal_offset = { 0x24, 0x28 },
1374+
.lvts_sensor = {
1375+
{ .dt_id = MT8192_AP_VPU0 },
1376+
{ .dt_id = MT8192_AP_VPU1 }
1377+
},
1378+
.num_lvts_sensor = 2,
1379+
.offset = 0x0,
1380+
.hw_tshut_temp = LVTS_HW_SHUTDOWN_MT8192,
1381+
},
1382+
{
1383+
.cal_offset = { 0x2c, 0x30 },
1384+
.lvts_sensor = {
1385+
{ .dt_id = MT8192_AP_GPU0 },
1386+
{ .dt_id = MT8192_AP_GPU1 }
1387+
},
1388+
.num_lvts_sensor = 2,
1389+
.offset = 0x100,
1390+
.hw_tshut_temp = LVTS_HW_SHUTDOWN_MT8192,
1391+
},
1392+
{
1393+
.cal_offset = { 0x34, 0x38 },
1394+
.lvts_sensor = {
1395+
{ .dt_id = MT8192_AP_INFRA },
1396+
{ .dt_id = MT8192_AP_CAM },
1397+
},
1398+
.num_lvts_sensor = 2,
1399+
.offset = 0x200,
1400+
.hw_tshut_temp = LVTS_HW_SHUTDOWN_MT8192,
1401+
},
1402+
{
1403+
.cal_offset = { 0x3c, 0x40, 0x44 },
1404+
.lvts_sensor = {
1405+
{ .dt_id = MT8192_AP_MD0 },
1406+
{ .dt_id = MT8192_AP_MD1 },
1407+
{ .dt_id = MT8192_AP_MD2 }
1408+
},
1409+
.num_lvts_sensor = 3,
1410+
.offset = 0x300,
1411+
.hw_tshut_temp = LVTS_HW_SHUTDOWN_MT8192,
1412+
}
1413+
};
1414+
13321415
static const struct lvts_ctrl_data mt8195_lvts_mcu_data_ctrl[] = {
13331416
{
13341417
.cal_offset = { 0x04, 0x07 },
@@ -1415,6 +1498,16 @@ static const struct lvts_data mt7988_lvts_ap_data = {
14151498
.temp_offset = LVTS_COEFF_B_MT7988,
14161499
};
14171500

1501+
static const struct lvts_data mt8192_lvts_mcu_data = {
1502+
.lvts_ctrl = mt8192_lvts_mcu_data_ctrl,
1503+
.num_lvts_ctrl = ARRAY_SIZE(mt8192_lvts_mcu_data_ctrl),
1504+
};
1505+
1506+
static const struct lvts_data mt8192_lvts_ap_data = {
1507+
.lvts_ctrl = mt8192_lvts_ap_data_ctrl,
1508+
.num_lvts_ctrl = ARRAY_SIZE(mt8192_lvts_ap_data_ctrl),
1509+
};
1510+
14181511
static const struct lvts_data mt8195_lvts_mcu_data = {
14191512
.lvts_ctrl = mt8195_lvts_mcu_data_ctrl,
14201513
.num_lvts_ctrl = ARRAY_SIZE(mt8195_lvts_mcu_data_ctrl),
@@ -1431,6 +1524,8 @@ static const struct lvts_data mt8195_lvts_ap_data = {
14311524

14321525
static const struct of_device_id lvts_of_match[] = {
14331526
{ .compatible = "mediatek,mt7988-lvts-ap", .data = &mt7988_lvts_ap_data },
1527+
{ .compatible = "mediatek,mt8192-lvts-mcu", .data = &mt8192_lvts_mcu_data },
1528+
{ .compatible = "mediatek,mt8192-lvts-ap", .data = &mt8192_lvts_ap_data },
14341529
{ .compatible = "mediatek,mt8195-lvts-mcu", .data = &mt8195_lvts_mcu_data },
14351530
{ .compatible = "mediatek,mt8195-lvts-ap", .data = &mt8195_lvts_ap_data },
14361531
{},

0 commit comments

Comments
 (0)