We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 3b31589 commit 2b008dcCopy full SHA for 2b008dc
Documentation/admin-guide/perf/imx-ddr.rst
@@ -43,7 +43,8 @@ value 1 for supported.
43
44
AXI_ID and AXI_MASKING are mapped on DPCR1 register in performance counter.
45
When non-masked bits are matching corresponding AXI_ID bits then counter is
46
- incremented. Perf counter is incremented if
+ incremented. Perf counter is incremented if::
47
+
48
AxID && AXI_MASKING == AXI_ID && AXI_MASKING
49
50
This filter doesn't support filter different AXI ID for axid-read and axid-write
0 commit comments