Skip to content

Commit 2d3e013

Browse files
Inbaraj3krzk
authored andcommitted
dt-bindings: clock: samsung: remove define with number of clocks for FSD
Number of clocks supported by Linux drivers might vary - sometimes we add new clocks, not exposed previously. Therefore these numbers of clocks should not be in the bindings, as that prevents changing them. Remove it entirely from the bindings, once Linux drivers stopped using them. Signed-off-by: Inbaraj E <[email protected]> Acked-by: Rob Herring (Arm) <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Krzysztof Kozlowski <[email protected]>
1 parent a86ffa4 commit 2d3e013

File tree

1 file changed

+0
-7
lines changed

1 file changed

+0
-7
lines changed

include/dt-bindings/clock/fsd-clk.h

Lines changed: 0 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -28,7 +28,6 @@
2828
#define DOUT_CMU_IMEM_ACLK 13
2929
#define DOUT_CMU_IMEM_DMACLK 14
3030
#define GAT_CMU_FSYS0_SHARED0DIV4 15
31-
#define CMU_NR_CLK 16
3231

3332
/* PERIC */
3433
#define PERIC_SCLK_UART0 1
@@ -76,7 +75,6 @@
7675
#define PERIC_EQOS_PHYRXCLK_MUX 43
7776
#define PERIC_EQOS_PHYRXCLK 44
7877
#define PERIC_DOUT_RGMII_CLK 45
79-
#define PERIC_NR_CLK 46
8078

8179
/* FSYS0 */
8280
#define UFS0_MPHY_REFCLK_IXTAL24 1
@@ -101,7 +99,6 @@
10199
#define FSYS0_EQOS_TOP0_IPCLKPORT_RGMII_CLK_I 20
102100
#define FSYS0_EQOS_TOP0_IPCLKPORT_CLK_RX_I 21
103101
#define FSYS0_DOUT_FSYS0_PERIBUS_GRP 22
104-
#define FSYS0_NR_CLK 23
105102

106103
/* FSYS1 */
107104
#define PCIE_LINK0_IPCLKPORT_DBI_ACLK 1
@@ -112,7 +109,6 @@
112109
#define PCIE_LINK1_IPCLKPORT_AUX_ACLK 6
113110
#define PCIE_LINK1_IPCLKPORT_MSTR_ACLK 7
114111
#define PCIE_LINK1_IPCLKPORT_SLV_ACLK 8
115-
#define FSYS1_NR_CLK 9
116112

117113
/* IMEM */
118114
#define IMEM_DMA0_IPCLKPORT_ACLK 1
@@ -126,11 +122,9 @@
126122
#define IMEM_TMU_TOP_IPCLKPORT_I_CLK_TS 9
127123
#define IMEM_TMU_GPU_IPCLKPORT_I_CLK_TS 10
128124
#define IMEM_TMU_GT_IPCLKPORT_I_CLK_TS 11
129-
#define IMEM_NR_CLK 12
130125

131126
/* MFC */
132127
#define MFC_MFC_IPCLKPORT_ACLK 1
133-
#define MFC_NR_CLK 2
134128

135129
/* CAM_CSI */
136130
#define CAM_CSI0_0_IPCLKPORT_I_ACLK 1
@@ -145,6 +139,5 @@
145139
#define CAM_CSI2_1_IPCLKPORT_I_ACLK 10
146140
#define CAM_CSI2_2_IPCLKPORT_I_ACLK 11
147141
#define CAM_CSI2_3_IPCLKPORT_I_ACLK 12
148-
#define CAM_CSI_NR_CLK 13
149142

150143
#endif /*_DT_BINDINGS_CLOCK_FSD_H */

0 commit comments

Comments
 (0)