Skip to content

Commit 31e7aa7

Browse files
aford173bebarino
authored andcommitted
dt-bindings: clk: versaclock5: Add optional load capacitance property
There are two registers which can set the load capacitance for XTAL1 and XTAL2. These are optional registers when using an external crystal. Since XTAL1 and XTAL2 will set to the same value, update the binding to support a single property called xtal-load-femtofarads. Signed-off-by: Adam Ford <[email protected]> Link: https://lore.kernel.org/r/[email protected] Reviewed-by: Rob Herring <[email protected]> Signed-off-by: Stephen Boyd <[email protected]>
1 parent 5c8fe58 commit 31e7aa7

File tree

1 file changed

+6
-0
lines changed

1 file changed

+6
-0
lines changed

Documentation/devicetree/bindings/clock/idt,versaclock5.yaml

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -59,6 +59,12 @@ properties:
5959
minItems: 1
6060
maxItems: 2
6161

62+
idt,xtal-load-femtofarads:
63+
$ref: /schemas/types.yaml#/definitions/uint32
64+
minimum: 9000
65+
maximum: 22760
66+
description: Optional load capacitor for XTAL1 and XTAL2
67+
6268
patternProperties:
6369
"^OUT[1-4]$":
6470
type: object

0 commit comments

Comments
 (0)