Skip to content

Commit 3373af1

Browse files
QSchulzmmind
authored andcommitted
arm64: dts: rockchip: disable unrouted USB controllers and PHY on RK3399 Puma
The u2phy1_host port is the part of the USB PHY1 (namely the HOST1_DP/DM lanes) which routes directly to the USB2.0 HOST controller[1]. The other lanes of the PHY are routed to the USB3.0 OTG controller (dwc3), which we do use. The HOST1_DP/DM lanes aren't routed on RK3399 Puma so let's simply disable the USB2.0 controllers and associated part in USB2.0 PHY. No intended functional change. [1] https://rockchip.fr/Rockchip%20RK3399%20TRM%20V1.3%20Part2.pdf Chapter 2 USB2.0 PHY Fixes: 2c66fc3 ("arm64: dts: rockchip: add RK3399-Q7 (Puma) SoM") Signed-off-by: Quentin Schulz <[email protected]> Signed-off-by: Lukasz Czechowski <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Heiko Stuebner <[email protected]>
1 parent d7cc532 commit 3373af1

File tree

1 file changed

+0
-12
lines changed

1 file changed

+0
-12
lines changed

arch/arm64/boot/dts/rockchip/rk3399-puma.dtsi

Lines changed: 0 additions & 12 deletions
Original file line numberDiff line numberDiff line change
@@ -585,10 +585,6 @@
585585
u2phy1_otg: otg-port {
586586
status = "okay";
587587
};
588-
589-
u2phy1_host: host-port {
590-
status = "okay";
591-
};
592588
};
593589

594590
&usbdrd3_1 {
@@ -622,11 +618,3 @@
622618
vdd2-supply = <&vcc3v3_sys>;
623619
};
624620
};
625-
626-
&usb_host1_ehci {
627-
status = "okay";
628-
};
629-
630-
&usb_host1_ohci {
631-
status = "okay";
632-
};

0 commit comments

Comments
 (0)