@@ -17,16 +17,37 @@ For ACPI on arm64, tables also fall into the following categories:
17
17
18
18
- Recommended: BERT, EINJ, ERST, HEST, PCCT, SSDT
19
19
20
- - Optional: BGRT, CPEP, CSRT, DBG2, DRTM, ECDT, FACS, FPDT, IBFT ,
21
- IORT, MCHI, MPST, MSCT, NFIT, PMTT, RASF, SBST, SLIT, SPMI, SRAT ,
22
- STAO, TCPA, TPM2, UEFI, XENV
20
+ - Optional: AGDI, BGRT, CEDT, CPEP, CSRT, DBG2, DRTM, ECDT, FACS, FPDT,
21
+ HMAT, IBFT, IORT, MCHI, MPAM, MPST, MSCT, NFIT, PMTT, PPTT, RASF, SBST ,
22
+ SDEI, SLIT, SPMI, SRAT, STAO, TCPA, TPM2, UEFI, XENV
23
23
24
- - Not supported: BOOT, DBGP, DMAR, ETDT, HPET, IVRS, LPIT, MSDM, OEMx ,
25
- PSDT, RSDT, SLIC, WAET, WDAT, WDRT, WPBT
24
+ - Not supported: AEST, APMT, BOOT, DBGP, DMAR, ETDT, HPET, IVRS, LPIT,
25
+ MSDM, OEMx, PDTT, PSDT, RAS2 , RSDT, SLIC, WAET, WDAT, WDRT, WPBT
26
26
27
27
====== ========================================================================
28
28
Table Usage for ARMv8 Linux
29
29
====== ========================================================================
30
+ AEST Signature Reserved (signature == "AEST")
31
+
32
+ **Arm Error Source Table**
33
+
34
+ This table informs the OS of any error nodes in the system that are
35
+ compliant with the Arm RAS architecture.
36
+
37
+ AGDI Signature Reserved (signature == "AGDI")
38
+
39
+ **Arm Generic diagnostic Dump and Reset Device Interface Table **
40
+
41
+ This table describes a non-maskable event, that is used by the platform
42
+ firmware, to request the OS to generate a diagnostic dump and reset the device.
43
+
44
+ APMT Signature Reserved (signature == "APMT")
45
+
46
+ **Arm Performance Monitoring Table **
47
+
48
+ This table describes the properties of PMU support implmented by
49
+ components in the system.
50
+
30
51
BERT Section 18.3 (signature == "BERT")
31
52
32
53
**Boot Error Record Table **
@@ -47,6 +68,13 @@ BGRT Section 5.2.22 (signature == "BGRT")
47
68
Optional, not currently supported, with no real use-case for an
48
69
ARM server.
49
70
71
+ CEDT Signature Reserved (signature == "CEDT")
72
+
73
+ **CXL Early Discovery Table **
74
+
75
+ This table allows the OS to discover any CXL Host Bridges and the Host
76
+ Bridge registers.
77
+
50
78
CPEP Section 5.2.18 (signature == "CPEP")
51
79
52
80
**Corrected Platform Error Polling table **
@@ -184,6 +212,15 @@ HEST Section 18.3.2 (signature == "HEST")
184
212
Must be supplied if RAS support is provided by the platform. It
185
213
is recommended this table be supplied.
186
214
215
+ HMAT Section 5.2.28 (signature == "HMAT")
216
+
217
+ **Heterogeneous Memory Attribute Table **
218
+
219
+ This table describes the memory attributes, such as memory side cache
220
+ attributes and bandwidth and latency details, related to Memory Proximity
221
+ Domains. The OS uses this information to optimize the system memory
222
+ configuration.
223
+
187
224
HPET Signature Reserved (signature == "HPET")
188
225
189
226
**High Precision Event timer Table **
@@ -241,6 +278,13 @@ MCHI Signature Reserved (signature == "MCHI")
241
278
242
279
Optional, not currently supported.
243
280
281
+ MPAM Signature Reserved (signature == "MPAM")
282
+
283
+ **Memory Partitioning And Monitoring table **
284
+
285
+ This table allows the OS to discover the MPAM controls implemented by
286
+ the subsystems.
287
+
244
288
MPST Section 5.2.21 (signature == "MPST")
245
289
246
290
**Memory Power State Table **
@@ -281,18 +325,39 @@ PCCT Section 14.1 (signature == "PCCT)
281
325
Recommend for use on arm64; use of PCC is recommended when using CPPC
282
326
to control performance and power for platform processors.
283
327
328
+ PDTT Section 5.2.29 (signature == "PDTT")
329
+
330
+ **Platform Debug Trigger Table **
331
+
332
+ This table describes PCC channels used to gather debug logs of
333
+ non-architectural features.
334
+
335
+
284
336
PMTT Section 5.2.21.12 (signature == "PMTT")
285
337
286
338
**Platform Memory Topology Table **
287
339
288
340
Optional, not currently supported.
289
341
342
+ PPTT Section 5.2.30 (signature == "PPTT")
343
+
344
+ **Processor Properties Topology Table **
345
+
346
+ This table provides the processor and cache topology.
347
+
290
348
PSDT Section 5.2.11.3 (signature == "PSDT")
291
349
292
350
**Persistent System Description Table **
293
351
294
352
Obsolete table, will not be supported.
295
353
354
+ RAS2 Section 5.2.21 (signature == "RAS2")
355
+
356
+ **RAS Features 2 table **
357
+
358
+ This table provides interfaces for the RAS capabilities implemented in
359
+ the platform.
360
+
296
361
RASF Section 5.2.20 (signature == "RASF")
297
362
298
363
**RAS Feature table **
@@ -318,6 +383,12 @@ SBST Section 5.2.14 (signature == "SBST")
318
383
319
384
Optional, not currently supported.
320
385
386
+ SDEI Signature Reserved (signature == "SDEI")
387
+
388
+ **Software Delegated Exception Interface table **
389
+
390
+ This table advertises the presence of the SDEI interface.
391
+
321
392
SLIC Signature Reserved (signature == "SLIC")
322
393
323
394
**Software LIcensing table **
0 commit comments