File tree Expand file tree Collapse file tree 5 files changed +31
-11
lines changed Expand file tree Collapse file tree 5 files changed +31
-11
lines changed Original file line number Diff line number Diff line change @@ -414,16 +414,6 @@ config COMMON_CLK_VC7
414
414
Renesas Versaclock7 is a family of configurable clock generator
415
415
and jitter attenuator ICs with fractional and integer dividers.
416
416
417
- config COMMON_CLK_STM32MP135
418
- def_bool COMMON_CLK && MACH_STM32MP13
419
- help
420
- Support for stm32mp135 SoC family clocks
421
-
422
- config COMMON_CLK_STM32MP157
423
- def_bool COMMON_CLK && MACH_STM32MP157
424
- help
425
- Support for stm32mp157 SoC family clocks
426
-
427
417
config COMMON_CLK_STM32F
428
418
def_bool COMMON_CLK && (MACH_STM32F429 || MACH_STM32F469 || MACH_STM32F746)
429
419
help
@@ -504,6 +494,7 @@ source "drivers/clk/starfive/Kconfig"
504
494
source "drivers/clk/sunxi/Kconfig"
505
495
source "drivers/clk/sunxi-ng/Kconfig"
506
496
source "drivers/clk/tegra/Kconfig"
497
+ source "drivers/clk/stm32/Kconfig"
507
498
source "drivers/clk/ti/Kconfig"
508
499
source "drivers/clk/uniphier/Kconfig"
509
500
source "drivers/clk/visconti/Kconfig"
Original file line number Diff line number Diff line change @@ -70,7 +70,6 @@ obj-$(CONFIG_COMMON_CLK_SI570) += clk-si570.o
70
70
obj-$(CONFIG_COMMON_CLK_SP7021) += clk-sp7021.o
71
71
obj-$(CONFIG_COMMON_CLK_STM32F) += clk-stm32f4.o
72
72
obj-$(CONFIG_COMMON_CLK_STM32H7) += clk-stm32h7.o
73
- obj-$(CONFIG_COMMON_CLK_STM32MP157) += clk-stm32mp1.o
74
73
obj-$(CONFIG_COMMON_CLK_TPS68470) += clk-tps68470.o
75
74
obj-$(CONFIG_CLK_TWL6040) += clk-twl6040.o
76
75
obj-$(CONFIG_CLK_TWL) += clk-twl.o
Original file line number Diff line number Diff line change
1
+ # SPDX-License-Identifier: GPL-2.0-only
2
+ # common clock support for STMicroelectronics SoC family.
3
+
4
+ menuconfig COMMON_CLK_STM32MP
5
+ bool "Clock support for common STM32MP clocks"
6
+ depends on ARCH_STM32 || COMPILE_TEST
7
+ default y
8
+ select RESET_CONTROLLER
9
+ help
10
+ Support for STM32MP SoC family clocks.
11
+
12
+ if COMMON_CLK_STM32MP
13
+
14
+ config COMMON_CLK_STM32MP135
15
+ bool "Clock driver for stm32mp13x clocks"
16
+ depends on ARM || COMPILE_TEST
17
+ default y
18
+ help
19
+ Support for stm32mp13x SoC family clocks.
20
+
21
+ config COMMON_CLK_STM32MP157
22
+ bool "Clock driver for stm32mp15x clocks"
23
+ depends on ARM || COMPILE_TEST
24
+ default y
25
+ help
26
+ Support for stm32mp15x SoC family clocks.
27
+
28
+ endif
29
+
Original file line number Diff line number Diff line change 1
1
obj-$(CONFIG_COMMON_CLK_STM32MP135) += clk-stm32mp13.o clk-stm32-core.o reset-stm32.o
2
+ obj-$(CONFIG_COMMON_CLK_STM32MP157) += clk-stm32mp1.o
File renamed without changes.
You can’t perform that action at this time.
0 commit comments