Skip to content

Commit 3d50b95

Browse files
montjoiewsakernel
authored andcommitted
i2c: smbus: add DDR support for SPD
On my x05 laptop I got: Memory type 0x12 not supported yet, not instantiating SPD Adding the 0x12 case lead to a successful instantiated SPD AT24 EEPROM. i801_smbus 0000:00:1f.3: SMBus using polling i2c i2c-6: 2/2 memory slots populated (from DMI) at24 6-0050: 256 byte spd EEPROM, read-only i2c i2c-6: Successfully instantiated SPD at 0x50 at24 6-0051: 256 byte spd EEPROM, read-only And then, I decoded it successfully via decode-dimms. Signed-off-by: Corentin Labbe <[email protected]> Reviewed-by: Jean Delvare <[email protected]> Signed-off-by: Wolfram Sang <[email protected]>
1 parent e0c7800 commit 3d50b95

File tree

1 file changed

+6
-0
lines changed

1 file changed

+6
-0
lines changed

drivers/i2c/i2c-smbus.c

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -361,9 +361,15 @@ void i2c_register_spd(struct i2c_adapter *adap)
361361
return;
362362
}
363363

364+
/*
365+
* Memory types could be found at section 7.18.2 (Memory Device — Type), table 78
366+
* https://www.dmtf.org/sites/default/files/standards/documents/DSP0134_3.6.0.pdf
367+
*/
364368
switch (common_mem_type) {
369+
case 0x12: /* DDR */
365370
case 0x13: /* DDR2 */
366371
case 0x18: /* DDR3 */
372+
case 0x1B: /* LPDDR */
367373
case 0x1C: /* LPDDR2 */
368374
case 0x1D: /* LPDDR3 */
369375
name = "spd";

0 commit comments

Comments
 (0)