Skip to content

Commit 3eddb10

Browse files
easwarhctmarinas
authored andcommitted
arm64: Subscribe Microsoft Azure Cobalt 100 to erratum 3194386
Add the Microsoft Azure Cobalt 100 CPU to the list of CPUs suffering from erratum 3194386 added in commit 75b3c43 ("arm64: errata: Expand speculative SSBS workaround") CC: Mark Rutland <[email protected]> CC: James More <[email protected]> CC: Will Deacon <[email protected]> CC: [email protected] # 6.6+ Signed-off-by: Easwar Hariharan <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Catalin Marinas <[email protected]>
1 parent b3d6121 commit 3eddb10

File tree

2 files changed

+3
-0
lines changed

2 files changed

+3
-0
lines changed

Documentation/arch/arm64/silicon-errata.rst

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -293,3 +293,5 @@ stable kernels.
293293
+----------------+-----------------+-----------------+-----------------------------+
294294
| Microsoft | Azure Cobalt 100| #2253138 | ARM64_ERRATUM_2253138 |
295295
+----------------+-----------------+-----------------+-----------------------------+
296+
| Microsoft | Azure Cobalt 100| #3324339 | ARM64_ERRATUM_3194386 |
297+
+----------------+-----------------+-----------------+-----------------------------+

arch/arm64/kernel/cpu_errata.c

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -448,6 +448,7 @@ static const struct midr_range erratum_spec_ssbs_list[] = {
448448
MIDR_ALL_VERSIONS(MIDR_CORTEX_X3),
449449
MIDR_ALL_VERSIONS(MIDR_CORTEX_X4),
450450
MIDR_ALL_VERSIONS(MIDR_CORTEX_X925),
451+
MIDR_ALL_VERSIONS(MIDR_MICROSOFT_AZURE_COBALT_100),
451452
MIDR_ALL_VERSIONS(MIDR_NEOVERSE_N1),
452453
MIDR_ALL_VERSIONS(MIDR_NEOVERSE_N2),
453454
MIDR_ALL_VERSIONS(MIDR_NEOVERSE_N3),

0 commit comments

Comments
 (0)