@@ -84,8 +84,8 @@ static const struct panel_init_cmd boe_tv110c9m_init_cmd[] = {
84
84
_INIT_DCS_CMD (0x0D , 0x63 ),
85
85
_INIT_DCS_CMD (0x0E , 0x91 ),
86
86
_INIT_DCS_CMD (0x0F , 0x73 ),
87
- _INIT_DCS_CMD (0x95 , 0xEB ),
88
- _INIT_DCS_CMD (0x96 , 0xEB ),
87
+ _INIT_DCS_CMD (0x95 , 0xE6 ),
88
+ _INIT_DCS_CMD (0x96 , 0xF0 ),
89
89
_INIT_DCS_CMD (0x30 , 0x11 ),
90
90
_INIT_DCS_CMD (0x6D , 0x66 ),
91
91
_INIT_DCS_CMD (0x75 , 0xA2 ),
@@ -111,18 +111,18 @@ static const struct panel_init_cmd boe_tv110c9m_init_cmd[] = {
111
111
_INIT_DCS_CMD (0xB0 , 0x00 , 0x00 , 0x00 , 0x1B , 0x00 , 0x45 , 0x00 , 0x65 , 0x00 , 0x81 , 0x00 , 0x99 , 0x00 , 0xAE , 0x00 , 0xC1 ),
112
112
_INIT_DCS_CMD (0xB1 , 0x00 , 0xD2 , 0x01 , 0x0B , 0x01 , 0x34 , 0x01 , 0x76 , 0x01 , 0xA3 , 0x01 , 0xEF , 0x02 , 0x27 , 0x02 , 0x29 ),
113
113
_INIT_DCS_CMD (0xB2 , 0x02 , 0x5F , 0x02 , 0x9E , 0x02 , 0xC9 , 0x03 , 0x00 , 0x03 , 0x26 , 0x03 , 0x53 , 0x03 , 0x63 , 0x03 , 0x73 ),
114
- _INIT_DCS_CMD (0xB3 , 0x03 , 0x86 , 0x03 , 0x9A , 0x03 , 0xAF , 0x03 , 0xDF , 0x03 , 0xF5 , 0x03 , 0xF7 ),
115
114
115
+ _INIT_DCS_CMD (0xB3 , 0x03 , 0x86 , 0x03 , 0x9A , 0x03 , 0xA7 , 0x03 , 0xCF , 0x03 , 0xDE , 0x03 , 0xE0 ),
116
116
_INIT_DCS_CMD (0xB4 , 0x00 , 0x00 , 0x00 , 0x1B , 0x00 , 0x45 , 0x00 , 0x65 , 0x00 , 0x81 , 0x00 , 0x99 , 0x00 , 0xAE , 0x00 , 0xC1 ),
117
117
_INIT_DCS_CMD (0xB5 , 0x00 , 0xD2 , 0x01 , 0x0B , 0x01 , 0x34 , 0x01 , 0x76 , 0x01 , 0xA3 , 0x01 , 0xEF , 0x02 , 0x27 , 0x02 , 0x29 ),
118
118
_INIT_DCS_CMD (0xB6 , 0x02 , 0x5F , 0x02 , 0x9E , 0x02 , 0xC9 , 0x03 , 0x00 , 0x03 , 0x26 , 0x03 , 0x53 , 0x03 , 0x63 , 0x03 , 0x73 ),
119
- _INIT_DCS_CMD (0xB7 , 0x03 , 0x86 , 0x03 , 0x9A , 0x03 , 0xAF , 0x03 , 0xDF , 0x03 , 0xF5 , 0x03 , 0xF7 ),
119
+ _INIT_DCS_CMD (0xB7 , 0x03 , 0x86 , 0x03 , 0x9A , 0x03 , 0xA7 , 0x03 , 0xCF , 0x03 , 0xDE , 0x03 , 0xE0 ),
120
120
121
121
_INIT_DCS_CMD (0xB8 , 0x00 , 0x00 , 0x00 , 0x1B , 0x00 , 0x45 , 0x00 , 0x65 , 0x00 , 0x81 , 0x00 , 0x99 , 0x00 , 0xAE , 0x00 , 0xC1 ),
122
122
_INIT_DCS_CMD (0xB9 , 0x00 , 0xD2 , 0x01 , 0x0B , 0x01 , 0x34 , 0x01 , 0x76 , 0x01 , 0xA3 , 0x01 , 0xEF , 0x02 , 0x27 , 0x02 , 0x29 ),
123
123
_INIT_DCS_CMD (0xBA , 0x02 , 0x5F , 0x02 , 0x9E , 0x02 , 0xC9 , 0x03 , 0x00 , 0x03 , 0x26 , 0x03 , 0x53 , 0x03 , 0x63 , 0x03 , 0x73 ),
124
- _INIT_DCS_CMD (0xBB , 0x03 , 0x86 , 0x03 , 0x9A , 0x03 , 0xAF , 0x03 , 0xDF , 0x03 , 0xF5 , 0x03 , 0xF7 ),
125
124
125
+ _INIT_DCS_CMD (0xBB , 0x03 , 0x86 , 0x03 , 0x9A , 0x03 , 0xA7 , 0x03 , 0xCF , 0x03 , 0xDE , 0x03 , 0xE0 ),
126
126
_INIT_DCS_CMD (0xFF , 0x24 ),
127
127
_INIT_DCS_CMD (0xFB , 0x01 ),
128
128
@@ -225,6 +225,7 @@ static const struct panel_init_cmd boe_tv110c9m_init_cmd[] = {
225
225
_INIT_DCS_CMD (0x7F , 0x3C ),
226
226
_INIT_DCS_CMD (0x82 , 0x04 ),
227
227
_INIT_DCS_CMD (0x97 , 0xC0 ),
228
+
228
229
_INIT_DCS_CMD (0xB6 , 0x05 , 0x00 , 0x05 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 , 0x05 , 0x05 , 0x00 , 0x00 ),
229
230
_INIT_DCS_CMD (0x91 , 0x44 ),
230
231
_INIT_DCS_CMD (0x92 , 0xA9 ),
@@ -332,12 +333,39 @@ static const struct panel_init_cmd boe_tv110c9m_init_cmd[] = {
332
333
_INIT_DCS_CMD (0x34 , 0x78 ),
333
334
_INIT_DCS_CMD (0x35 , 0x16 ),
334
335
_INIT_DCS_CMD (0xC8 , 0x04 ),
335
- _INIT_DCS_CMD (0xC9 , 0x80 ),
336
+ _INIT_DCS_CMD (0xC9 , 0x9E ),
336
337
_INIT_DCS_CMD (0xCA , 0x4E ),
337
338
_INIT_DCS_CMD (0xCB , 0x00 ),
338
- _INIT_DCS_CMD (0xA9 , 0x4C ),
339
- _INIT_DCS_CMD (0xAA , 0x47 ),
340
339
340
+ _INIT_DCS_CMD (0xA9 , 0x49 ),
341
+ _INIT_DCS_CMD (0xAA , 0x4B ),
342
+ _INIT_DCS_CMD (0xAB , 0x48 ),
343
+ _INIT_DCS_CMD (0xAC , 0x43 ),
344
+ _INIT_DCS_CMD (0xAD , 0x40 ),
345
+ _INIT_DCS_CMD (0xAE , 0x50 ),
346
+ _INIT_DCS_CMD (0xAF , 0x44 ),
347
+ _INIT_DCS_CMD (0xB0 , 0x54 ),
348
+ _INIT_DCS_CMD (0xB1 , 0x4E ),
349
+ _INIT_DCS_CMD (0xB2 , 0x4D ),
350
+ _INIT_DCS_CMD (0xB3 , 0x4C ),
351
+ _INIT_DCS_CMD (0xB4 , 0x41 ),
352
+ _INIT_DCS_CMD (0xB5 , 0x47 ),
353
+ _INIT_DCS_CMD (0xB6 , 0x53 ),
354
+ _INIT_DCS_CMD (0xB7 , 0x3E ),
355
+ _INIT_DCS_CMD (0xB8 , 0x51 ),
356
+ _INIT_DCS_CMD (0xB9 , 0x3C ),
357
+ _INIT_DCS_CMD (0xBA , 0x3B ),
358
+ _INIT_DCS_CMD (0xBB , 0x46 ),
359
+ _INIT_DCS_CMD (0xBC , 0x45 ),
360
+ _INIT_DCS_CMD (0xBD , 0x55 ),
361
+ _INIT_DCS_CMD (0xBE , 0x3D ),
362
+ _INIT_DCS_CMD (0xBF , 0x3F ),
363
+ _INIT_DCS_CMD (0xC0 , 0x52 ),
364
+ _INIT_DCS_CMD (0xC1 , 0x4A ),
365
+ _INIT_DCS_CMD (0xC2 , 0x39 ),
366
+ _INIT_DCS_CMD (0xC3 , 0x4F ),
367
+ _INIT_DCS_CMD (0xC4 , 0x3A ),
368
+ _INIT_DCS_CMD (0xC5 , 0x42 ),
341
369
_INIT_DCS_CMD (0xFF , 0x27 ),
342
370
_INIT_DCS_CMD (0xFB , 0x01 ),
343
371
@@ -419,7 +447,7 @@ static const struct panel_init_cmd boe_tv110c9m_init_cmd[] = {
419
447
{},
420
448
};
421
449
422
- static const struct panel_init_cmd inx_init_cmd [] = {
450
+ static const struct panel_init_cmd inx_hj110iz_init_cmd [] = {
423
451
_INIT_DCS_CMD (0xFF , 0x20 ),
424
452
_INIT_DCS_CMD (0xFB , 0x01 ),
425
453
_INIT_DCS_CMD (0x05 , 0xD1 ),
@@ -428,10 +456,10 @@ static const struct panel_init_cmd inx_init_cmd[] = {
428
456
_INIT_DCS_CMD (0x08 , 0x4B ),
429
457
_INIT_DCS_CMD (0x0E , 0x91 ),
430
458
_INIT_DCS_CMD (0x0F , 0x69 ),
431
- _INIT_DCS_CMD (0x95 , 0xFF ),
432
- _INIT_DCS_CMD (0x96 , 0xFF ),
433
- _INIT_DCS_CMD (0x9D , 0x0A ),
434
- _INIT_DCS_CMD (0x9E , 0x0A ),
459
+ _INIT_DCS_CMD (0x95 , 0xF5 ),
460
+ _INIT_DCS_CMD (0x96 , 0xF5 ),
461
+ _INIT_DCS_CMD (0x9D , 0x00 ),
462
+ _INIT_DCS_CMD (0x9E , 0x00 ),
435
463
_INIT_DCS_CMD (0x69 , 0x98 ),
436
464
_INIT_DCS_CMD (0x75 , 0xA2 ),
437
465
_INIT_DCS_CMD (0x77 , 0xB3 ),
@@ -493,17 +521,17 @@ static const struct panel_init_cmd inx_init_cmd[] = {
493
521
_INIT_DCS_CMD (0x2A , 0x03 ),
494
522
_INIT_DCS_CMD (0x2B , 0x03 ),
495
523
496
- _INIT_DCS_CMD (0x2F , 0x06 ),
524
+ _INIT_DCS_CMD (0x2F , 0x05 ),
497
525
_INIT_DCS_CMD (0x30 , 0x32 ),
498
526
_INIT_DCS_CMD (0x31 , 0x43 ),
499
- _INIT_DCS_CMD (0x33 , 0x06 ),
527
+ _INIT_DCS_CMD (0x33 , 0x05 ),
500
528
_INIT_DCS_CMD (0x34 , 0x32 ),
501
529
_INIT_DCS_CMD (0x35 , 0x43 ),
502
530
_INIT_DCS_CMD (0x37 , 0x44 ),
503
531
_INIT_DCS_CMD (0x38 , 0x40 ),
504
532
_INIT_DCS_CMD (0x39 , 0x00 ),
505
- _INIT_DCS_CMD (0x3A , 0x01 ),
506
- _INIT_DCS_CMD (0x3B , 0x48 ),
533
+ _INIT_DCS_CMD (0x3A , 0x18 ),
534
+ _INIT_DCS_CMD (0x3B , 0x00 ),
507
535
_INIT_DCS_CMD (0x3D , 0x93 ),
508
536
_INIT_DCS_CMD (0xAB , 0x44 ),
509
537
_INIT_DCS_CMD (0xAC , 0x40 ),
@@ -520,8 +548,8 @@ static const struct panel_init_cmd inx_init_cmd[] = {
520
548
_INIT_DCS_CMD (0x56 , 0x08 ),
521
549
_INIT_DCS_CMD (0x58 , 0x21 ),
522
550
_INIT_DCS_CMD (0x59 , 0x40 ),
523
- _INIT_DCS_CMD (0x5A , 0x09 ),
524
- _INIT_DCS_CMD (0x5B , 0x48 ),
551
+ _INIT_DCS_CMD (0x5A , 0x00 ),
552
+ _INIT_DCS_CMD (0x5B , 0x2C ),
525
553
_INIT_DCS_CMD (0x5E , 0x00 , 0x10 ),
526
554
_INIT_DCS_CMD (0x5F , 0x00 ),
527
555
@@ -558,33 +586,36 @@ static const struct panel_init_cmd inx_init_cmd[] = {
558
586
_INIT_DCS_CMD (0xEF , 0x01 ),
559
587
_INIT_DCS_CMD (0xF0 , 0x7A ),
560
588
589
+ _INIT_DCS_CMD (0xB6 , 0x05 , 0x00 , 0x05 , 0x00 , 0x00 , 0x00 , 0x00 , 0x00 , 0x05 , 0x05 , 0x00 , 0x00 ),
561
590
_INIT_DCS_CMD (0xFF , 0x25 ),
562
591
_INIT_DCS_CMD (0xFB , 0x01 ),
563
592
564
593
_INIT_DCS_CMD (0x05 , 0x00 ),
565
594
595
+ _INIT_DCS_CMD (0x13 , 0x02 ),
596
+ _INIT_DCS_CMD (0x14 , 0xDF ),
566
597
_INIT_DCS_CMD (0xF1 , 0x10 ),
567
598
_INIT_DCS_CMD (0x1E , 0x00 ),
568
- _INIT_DCS_CMD (0x1F , 0x09 ),
569
- _INIT_DCS_CMD (0x20 , 0x46 ),
599
+ _INIT_DCS_CMD (0x1F , 0x00 ),
600
+ _INIT_DCS_CMD (0x20 , 0x2C ),
570
601
_INIT_DCS_CMD (0x25 , 0x00 ),
571
- _INIT_DCS_CMD (0x26 , 0x09 ),
572
- _INIT_DCS_CMD (0x27 , 0x46 ),
602
+ _INIT_DCS_CMD (0x26 , 0x00 ),
603
+ _INIT_DCS_CMD (0x27 , 0x2C ),
573
604
_INIT_DCS_CMD (0x3F , 0x80 ),
574
605
_INIT_DCS_CMD (0x40 , 0x00 ),
575
606
_INIT_DCS_CMD (0x43 , 0x00 ),
576
607
577
- _INIT_DCS_CMD (0x44 , 0x09 ),
578
- _INIT_DCS_CMD (0x45 , 0x46 ),
608
+ _INIT_DCS_CMD (0x44 , 0x18 ),
609
+ _INIT_DCS_CMD (0x45 , 0x00 ),
579
610
580
- _INIT_DCS_CMD (0x48 , 0x09 ),
581
- _INIT_DCS_CMD (0x49 , 0x46 ),
611
+ _INIT_DCS_CMD (0x48 , 0x00 ),
612
+ _INIT_DCS_CMD (0x49 , 0x2C ),
582
613
_INIT_DCS_CMD (0x5B , 0x80 ),
583
614
_INIT_DCS_CMD (0x5C , 0x00 ),
584
- _INIT_DCS_CMD (0x5D , 0x01 ),
585
- _INIT_DCS_CMD (0x5E , 0x46 ),
586
- _INIT_DCS_CMD (0x61 , 0x01 ),
587
- _INIT_DCS_CMD (0x62 , 0x46 ),
615
+ _INIT_DCS_CMD (0x5D , 0x00 ),
616
+ _INIT_DCS_CMD (0x5E , 0x00 ),
617
+ _INIT_DCS_CMD (0x61 , 0x00 ),
618
+ _INIT_DCS_CMD (0x62 , 0x2C ),
588
619
_INIT_DCS_CMD (0x68 , 0x10 ),
589
620
_INIT_DCS_CMD (0xFF , 0x26 ),
590
621
_INIT_DCS_CMD (0xFB , 0x01 ),
@@ -700,16 +731,22 @@ static const struct panel_init_cmd inx_init_cmd[] = {
700
731
_INIT_DCS_CMD (0xA3 , 0x30 ),
701
732
_INIT_DCS_CMD (0xA4 , 0xC0 ),
702
733
_INIT_DCS_CMD (0xE8 , 0x00 ),
734
+ _INIT_DCS_CMD (0x97 , 0x3C ),
735
+ _INIT_DCS_CMD (0x98 , 0x02 ),
736
+ _INIT_DCS_CMD (0x99 , 0x95 ),
737
+ _INIT_DCS_CMD (0x9A , 0x06 ),
738
+ _INIT_DCS_CMD (0x9B , 0x00 ),
739
+ _INIT_DCS_CMD (0x9C , 0x0B ),
740
+ _INIT_DCS_CMD (0x9D , 0x0A ),
741
+ _INIT_DCS_CMD (0x9E , 0x90 ),
703
742
_INIT_DCS_CMD (0xFF , 0xF0 ),
704
743
_INIT_DCS_CMD (0xFB , 0x01 ),
705
744
_INIT_DCS_CMD (0x3A , 0x08 ),
706
745
_INIT_DCS_CMD (0xFF , 0xD0 ),
707
746
_INIT_DCS_CMD (0xFB , 0x01 ),
708
747
_INIT_DCS_CMD (0x00 , 0x33 ),
709
- _INIT_DCS_CMD (0x02 , 0x77 ),
710
748
_INIT_DCS_CMD (0x08 , 0x01 ),
711
749
_INIT_DCS_CMD (0x09 , 0xBF ),
712
- _INIT_DCS_CMD (0x28 , 0x30 ),
713
750
_INIT_DCS_CMD (0x2F , 0x33 ),
714
751
_INIT_DCS_CMD (0xFF , 0x23 ),
715
752
_INIT_DCS_CMD (0xFB , 0x01 ),
@@ -718,6 +755,9 @@ static const struct panel_init_cmd inx_init_cmd[] = {
718
755
_INIT_DCS_CMD (0xFF , 0x20 ),
719
756
_INIT_DCS_CMD (0xFB , 0x01 ),
720
757
_INIT_DCS_CMD (0x30 , 0x00 ),
758
+ _INIT_DCS_CMD (0xFF , 0x24 ),
759
+ _INIT_DCS_CMD (0x5C , 0x88 ),
760
+ _INIT_DCS_CMD (0x5D , 0x08 ),
721
761
_INIT_DCS_CMD (0xFF , 0x10 ),
722
762
_INIT_DCS_CMD (0xB9 , 0x01 ),
723
763
_INIT_DCS_CMD (0xFF , 0x20 ),
@@ -1312,7 +1352,7 @@ static const struct panel_desc inx_hj110iz_desc = {
1312
1352
| MIPI_DSI_MODE_VIDEO_HSE
1313
1353
| MIPI_DSI_CLOCK_NON_CONTINUOUS
1314
1354
| MIPI_DSI_MODE_VIDEO_BURST ,
1315
- .init_cmds = inx_init_cmd ,
1355
+ .init_cmds = inx_hj110iz_init_cmd ,
1316
1356
};
1317
1357
1318
1358
static const struct drm_display_mode boe_tv101wum_nl6_default_mode = {
0 commit comments