File tree Expand file tree Collapse file tree 3 files changed +6
-2
lines changed
drivers/gpu/drm/msm/adreno Expand file tree Collapse file tree 3 files changed +6
-2
lines changed Original file line number Diff line number Diff line change @@ -2489,8 +2489,7 @@ struct msm_gpu *a6xx_gpu_init(struct drm_device *dev)
2489
2489
/* Quirk data */
2490
2490
adreno_gpu -> info = info ;
2491
2491
2492
- if (adreno_is_a650 (adreno_gpu ) || adreno_is_a660_family (adreno_gpu ))
2493
- adreno_gpu -> base .hw_apriv = true;
2492
+ adreno_gpu -> base .hw_apriv = !!(info -> quirks & ADRENO_QUIRK_HAS_HW_APRIV );
2494
2493
2495
2494
a6xx_llc_slices_init (pdev , a6xx_gpu );
2496
2495
Original file line number Diff line number Diff line change @@ -302,6 +302,7 @@ static const struct adreno_info gpulist[] = {
302
302
},
303
303
.gmem = SZ_1M + SZ_128K ,
304
304
.inactive_period = DRM_MSM_INACTIVE_PERIOD ,
305
+ .quirks = ADRENO_QUIRK_HAS_HW_APRIV ,
305
306
.init = a6xx_gpu_init ,
306
307
.zapfw = "a650_zap.mdt" ,
307
308
.hwcg = a650_hwcg ,
@@ -315,6 +316,7 @@ static const struct adreno_info gpulist[] = {
315
316
},
316
317
.gmem = SZ_1M + SZ_512K ,
317
318
.inactive_period = DRM_MSM_INACTIVE_PERIOD ,
319
+ .quirks = ADRENO_QUIRK_HAS_HW_APRIV ,
318
320
.init = a6xx_gpu_init ,
319
321
.zapfw = "a660_zap.mdt" ,
320
322
.hwcg = a660_hwcg ,
@@ -327,6 +329,7 @@ static const struct adreno_info gpulist[] = {
327
329
},
328
330
.gmem = SZ_512K ,
329
331
.inactive_period = DRM_MSM_INACTIVE_PERIOD ,
332
+ .quirks = ADRENO_QUIRK_HAS_HW_APRIV ,
330
333
.init = a6xx_gpu_init ,
331
334
.hwcg = a660_hwcg ,
332
335
.address_space_size = SZ_16G ,
@@ -350,6 +353,7 @@ static const struct adreno_info gpulist[] = {
350
353
},
351
354
.gmem = SZ_4M ,
352
355
.inactive_period = DRM_MSM_INACTIVE_PERIOD ,
356
+ .quirks = ADRENO_QUIRK_HAS_HW_APRIV ,
353
357
.init = a6xx_gpu_init ,
354
358
.zapfw = "a690_zap.mdt" ,
355
359
.hwcg = a690_hwcg ,
Original file line number Diff line number Diff line change 32
32
#define ADRENO_QUIRK_TWO_PASS_USE_WFI BIT(0)
33
33
#define ADRENO_QUIRK_FAULT_DETECT_MASK BIT(1)
34
34
#define ADRENO_QUIRK_LMLOADKILL_DISABLE BIT(2)
35
+ #define ADRENO_QUIRK_HAS_HW_APRIV BIT(3)
35
36
36
37
struct adreno_rev {
37
38
uint8_t core ;
You can’t perform that action at this time.
0 commit comments