|
| 1 | +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) |
| 2 | +%YAML 1.2 |
| 3 | +--- |
| 4 | +$id: http://devicetree.org/schemas/mfd/atmel,at91sam9260-matrix.yaml# |
| 5 | +$schema: http://devicetree.org/meta-schemas/core.yaml# |
| 6 | + |
| 7 | +title: Microchip AT91 Bus Matrix |
| 8 | + |
| 9 | +maintainers: |
| 10 | + - Nicolas Ferre <[email protected]> |
| 11 | + |
| 12 | +description: |
| 13 | + The Bus Matrix (MATRIX) implements a multi-layer AHB, based on the |
| 14 | + AHB-Lite protocol, that enables parallel access paths between multiple |
| 15 | + masters and slaves in a system, thus increasing the overall bandwidth. |
| 16 | + |
| 17 | +properties: |
| 18 | + compatible: |
| 19 | + oneOf: |
| 20 | + - items: |
| 21 | + - enum: |
| 22 | + - atmel,at91sam9260-matrix |
| 23 | + - atmel,at91sam9261-matrix |
| 24 | + - atmel,at91sam9263-matrix |
| 25 | + - atmel,at91sam9rl-matrix |
| 26 | + - atmel,at91sam9g45-matrix |
| 27 | + - atmel,at91sam9n12-matrix |
| 28 | + - atmel,at91sam9x5-matrix |
| 29 | + - atmel,sama5d3-matrix |
| 30 | + - const: syscon |
| 31 | + - items: |
| 32 | + - enum: |
| 33 | + - microchip,sam9x60-matrix |
| 34 | + - microchip,sam9x7-matrix |
| 35 | + - const: atmel,at91sam9x5-matrix |
| 36 | + - const: syscon |
| 37 | + |
| 38 | + reg: |
| 39 | + maxItems: 1 |
| 40 | + |
| 41 | +required: |
| 42 | + - compatible |
| 43 | + - reg |
| 44 | + |
| 45 | +additionalProperties: false |
| 46 | + |
| 47 | +examples: |
| 48 | + - | |
| 49 | + syscon@ffffec00 { |
| 50 | + compatible = "atmel,sama5d3-matrix", "syscon"; |
| 51 | + reg = <0xffffec00 0x200>; |
| 52 | + }; |
0 commit comments