Skip to content

Commit 4b3d951

Browse files
ryan-wannerclaudiubeznea
authored andcommitted
ARM: dts: microchip: sama7d65: Add RTT and GPBR Support for sama7d65 SoC
Add RTT support for SAMA7D65 SoC. The GPBR is added so the SoC is able to store the RTT time data. Signed-off-by: Ryan Wanner <[email protected]> Link: https://lore.kernel.org/r/e8868ef06102241b47883ba10edaed751831be6d.1744666011.git.Ryan.Wanner@microchip.com [claudiu.beznea: keep nodes sorted by their address] Signed-off-by: Claudiu Beznea <[email protected]>
1 parent f5b56ab commit 4b3d951

File tree

1 file changed

+12
-0
lines changed

1 file changed

+12
-0
lines changed

arch/arm/boot/dts/microchip/sama7d65.dtsi

Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -132,13 +132,25 @@
132132
status = "disabled";
133133
};
134134

135+
rtt: rtc@e001d300 {
136+
compatible = "microchip,sama7d65-rtt", "atmel,at91sam9260-rtt";
137+
reg = <0xe001d300 0x30>;
138+
interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
139+
clocks = <&clk32k 0>;
140+
};
141+
135142
clk32k: clock-controller@e001d500 {
136143
compatible = "microchip,sama7d65-sckc", "microchip,sam9x60-sckc";
137144
reg = <0xe001d500 0x4>;
138145
clocks = <&slow_xtal>;
139146
#clock-cells = <1>;
140147
};
141148

149+
gpbr: syscon@e001d700 {
150+
compatible = "microchip,sama7d65-gpbr", "syscon";
151+
reg = <0xe001d700 0x48>;
152+
};
153+
142154
rtc: rtc@e001d800 {
143155
compatible = "microchip,sama7d65-rtc", "microchip,sam9x60-rtc";
144156
reg = <0xe001d800 0x30>;

0 commit comments

Comments
 (0)