Skip to content

Commit 4cce9c6

Browse files
Robert Richterdavejiang
authored andcommitted
cxl: Fix use of phys_to_target_node() for x86
The CXL driver uses both functions phys_to_target_node() and memory_add_physaddr_to_nid(). The x86 architecture relies on the NUMA_KEEP_MEMINFO kernel option enabled for both functions to work correct. Update Kconfig to make sure the option is always enabled for the driver. Suggested-by: Dan Williams <[email protected]> Link: http://lore.kernel.org/r/65f8b191c0422_aa222941b@dwillia2-mobl3.amr.corp.intel.com.notmuch Reviewed-by: Ira Weiny <[email protected]> Reviewed-by: Dan Williams <[email protected]> Signed-off-by: Robert Richter <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Dave Jiang <[email protected]>
1 parent 4afaed9 commit 4cce9c6

File tree

1 file changed

+1
-0
lines changed

1 file changed

+1
-0
lines changed

drivers/cxl/Kconfig

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -6,6 +6,7 @@ menuconfig CXL_BUS
66
select FW_UPLOAD
77
select PCI_DOE
88
select FIRMWARE_TABLE
9+
select NUMA_KEEP_MEMINFO if (NUMA && X86)
910
help
1011
CXL is a bus that is electrically compatible with PCI Express, but
1112
layers three protocols on that signalling (CXL.io, CXL.cache, and

0 commit comments

Comments
 (0)