Skip to content

Commit 4e6ea66

Browse files
pH5mchehab
authored andcommitted
media: dt-bindings: Document i.MX8MQ VPU bindings
Add devicetree binding documentation for the Hantro G1/G2 VPU on i.MX8MQ. Signed-off-by: Philipp Zabel <[email protected]> Reviewed-by: Rob Herring <[email protected]> Signed-off-by: Hans Verkuil <[email protected]> Signed-off-by: Mauro Carvalho Chehab <[email protected]>
1 parent 2d772da commit 4e6ea66

File tree

1 file changed

+77
-0
lines changed

1 file changed

+77
-0
lines changed
Lines changed: 77 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,77 @@
1+
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
2+
3+
%YAML 1.2
4+
---
5+
$id: "http://devicetree.org/schemas/media/nxp,imx8mq-vpu.yaml#"
6+
$schema: "http://devicetree.org/meta-schemas/core.yaml#"
7+
8+
title: Hantro G1/G2 VPU codecs implemented on i.MX8MQ SoCs
9+
10+
maintainers:
11+
- Philipp Zabel <[email protected]>
12+
13+
description:
14+
Hantro G1/G2 video decode accelerators present on i.MX8MQ SoCs.
15+
16+
properties:
17+
compatible:
18+
const: nxp,imx8mq-vpu
19+
20+
reg:
21+
maxItems: 3
22+
23+
reg-names:
24+
items:
25+
- const: g1
26+
- const: g2
27+
- const: ctrl
28+
29+
interrupts:
30+
maxItems: 2
31+
32+
interrupt-names:
33+
items:
34+
- const: g1
35+
- const: g2
36+
37+
clocks:
38+
maxItems: 3
39+
40+
clock-names:
41+
items:
42+
- const: g1
43+
- const: g2
44+
- const: bus
45+
46+
power-domains:
47+
maxItems: 1
48+
49+
required:
50+
- compatible
51+
- reg
52+
- reg-names
53+
- interrupts
54+
- interrupt-names
55+
- clocks
56+
- clock-names
57+
58+
examples:
59+
- |
60+
#include <dt-bindings/clock/imx8mq-clock.h>
61+
#include <dt-bindings/interrupt-controller/arm-gic.h>
62+
63+
vpu: video-codec@38300000 {
64+
compatible = "nxp,imx8mq-vpu";
65+
reg = <0x38300000 0x10000>,
66+
<0x38310000 0x10000>,
67+
<0x38320000 0x10000>;
68+
reg-names = "g1", "g2", "ctrl";
69+
interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>,
70+
<GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
71+
interrupt-names = "g1", "g2";
72+
clocks = <&clk IMX8MQ_CLK_VPU_G1_ROOT>,
73+
<&clk IMX8MQ_CLK_VPU_G2_ROOT>,
74+
<&clk IMX8MQ_CLK_VPU_DEC_ROOT>;
75+
clock-names = "g1", "g2", "bus";
76+
power-domains = <&pgc_vpu>;
77+
};

0 commit comments

Comments
 (0)