We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 1613e60 commit 544a18cCopy full SHA for 544a18c
drivers/pci/controller/dwc/pcie-designware.h
@@ -71,6 +71,9 @@
71
#define LINK_WAIT_IATU 9
72
73
/* Synopsys-specific PCIe configuration registers */
74
+#define PCIE_PORT_FORCE 0x708
75
+#define PORT_FORCE_DO_DESKEW_FOR_SRIS BIT(23)
76
+
77
#define PCIE_PORT_AFR 0x70C
78
#define PORT_AFR_N_FTS_MASK GENMASK(15, 8)
79
#define PORT_AFR_N_FTS(n) FIELD_PREP(PORT_AFR_N_FTS_MASK, n)
@@ -92,6 +95,9 @@
92
95
#define PORT_LINK_MODE_4_LANES PORT_LINK_MODE(0x7)
93
96
#define PORT_LINK_MODE_8_LANES PORT_LINK_MODE(0xf)
94
97
98
+#define PCIE_PORT_LANE_SKEW 0x714
99
+#define PORT_LANE_SKEW_INSERT_MASK GENMASK(23, 0)
100
101
#define PCIE_PORT_DEBUG0 0x728
102
#define PORT_LOGIC_LTSSM_STATE_MASK 0x1f
103
#define PORT_LOGIC_LTSSM_STATE_L0 0x11
0 commit comments