Skip to content

Commit 54f90b0

Browse files
drm/i915/guc: Fix missing enable of Wa_14019159160 on ARL
The previous update to enable the workaround on ARL only changed two out of three places where the w/a needs to be enabled. That meant the GuC side was operational but not the KMD side. And as the KMD side is the trigger, it meant the w/a was not actually active. So fix that. Fixes: 104bcfa ("drm/i915/arl: Enable Wa_14019159160 for ARL") Cc: John Harrison <[email protected]> Cc: Vinay Belgaumkar <[email protected]> Cc: Daniele Ceraolo Spurio <[email protected]> Cc: Andi Shyti <[email protected]> Cc: Lucas De Marchi <[email protected]> Cc: Rodrigo Vivi <[email protected]> Cc: Matt Roper <[email protected]> Cc: Jonathan Cavitt <[email protected]> Cc: Nirmoy Das <[email protected]> Cc: Shuicheng Lin <[email protected]> Signed-off-by: John Harrison <[email protected]> Reviewed-by: Nirmoy Das <[email protected]> Reviewed-by: Andi Shyti <[email protected]> Link: https://patchwork.freedesktop.org/patch/msgid/[email protected]
1 parent 037f934 commit 54f90b0

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -4507,7 +4507,7 @@ static void guc_default_vfuncs(struct intel_engine_cs *engine)
45074507
/* Wa_16019325821 */
45084508
/* Wa_14019159160 */
45094509
if ((engine->class == COMPUTE_CLASS || engine->class == RENDER_CLASS) &&
4510-
IS_GFX_GT_IP_RANGE(engine->gt, IP_VER(12, 70), IP_VER(12, 71)))
4510+
IS_GFX_GT_IP_RANGE(engine->gt, IP_VER(12, 70), IP_VER(12, 74)))
45114511
engine->flags |= I915_ENGINE_USES_WA_HOLD_SWITCHOUT;
45124512

45134513
/*

0 commit comments

Comments
 (0)