Skip to content

Commit 5f6b33f

Browse files
claudiubezneaalexandrebelloni
authored andcommitted
ARM: dts: sam9x60: add rtt
Add RTT. Allong with it enable GBPR as it is requested by RTT. Signed-off-by: Claudiu Beznea <[email protected]> Signed-off-by: Alexandre Belloni <[email protected]> Link: https://lore.kernel.org/r/[email protected]
1 parent 7355406 commit 5f6b33f

File tree

2 files changed

+16
-0
lines changed

2 files changed

+16
-0
lines changed

arch/arm/boot/dts/at91-sam9x60ek.dts

Lines changed: 9 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -309,6 +309,10 @@
309309
};
310310
};
311311

312+
&gpbr {
313+
status = "okay";
314+
};
315+
312316
&i2s {
313317
pinctrl-names = "default";
314318
pinctrl-0 = <&pinctrl_i2s_default>;
@@ -636,6 +640,11 @@
636640
};
637641
};
638642

643+
&rtt {
644+
atmel,rtt-rtc-time-reg = <&gpbr 0x0>;
645+
status = "okay";
646+
};
647+
639648
&shutdown_controller {
640649
atmel,shdwc-debouncer = <976>;
641650
status = "okay";

arch/arm/boot/dts/sam9x60.dtsi

Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -661,6 +661,13 @@
661661
status = "disabled";
662662
};
663663

664+
rtt: rtt@fffffe20 {
665+
compatible = "microchip,sam9x60-rtt", "atmel,at91sam9260-rtt";
666+
reg = <0xfffffe20 0x20>;
667+
interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
668+
clocks = <&clk32k 0>;
669+
};
670+
664671
pit: timer@fffffe40 {
665672
compatible = "atmel,at91sam9260-pit";
666673
reg = <0xfffffe40 0x10>;

0 commit comments

Comments
 (0)