Skip to content

Commit 5f9f97c

Browse files
Aurabindo Pillaialexdeucher
authored andcommitted
drm/amd/display: trigger timing sync only if TG is running
[Why&How] If the timing generator isnt running, it does not make sense to trigger a sync on the corresponding OTG. Check this condition before starting. Otherwise, this will cause error like: *ERROR* GSL: Timeout on reset trigger! Fixes: dc55b10 ("drm/amd/display: Disable phantom OTG after enable for plane disable") Reviewed-by: Rodrigo Siqueira <[email protected]> Reviewed-by: Alvin Lee <[email protected]> Acked-by: Stylon Wang <[email protected]> Signed-off-by: Aurabindo Pillai <[email protected]> Tested-by: Daniel Wheeler <[email protected]> Signed-off-by: Alex Deucher <[email protected]>
1 parent c6ac25f commit 5f9f97c

File tree

1 file changed

+6
-0
lines changed

1 file changed

+6
-0
lines changed

drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -2216,6 +2216,12 @@ void dcn10_enable_vblanks_synchronization(
22162216
opp = grouped_pipes[i]->stream_res.opp;
22172217
tg = grouped_pipes[i]->stream_res.tg;
22182218
tg->funcs->get_otg_active_size(tg, &width, &height);
2219+
2220+
if (!tg->funcs->is_tg_enabled(tg)) {
2221+
DC_SYNC_INFO("Skipping timing sync on disabled OTG\n");
2222+
return;
2223+
}
2224+
22192225
if (opp->funcs->opp_program_dpg_dimensions)
22202226
opp->funcs->opp_program_dpg_dimensions(opp, width, 2*(height) + 1);
22212227
}

0 commit comments

Comments
 (0)