Skip to content

Commit 61f2e8a

Browse files
SFxingyuwuConchuOD
authored andcommitted
riscv: dts: starfive: jh7110-common: Fix lower rate of CPUfreq by setting PLL0 rate to 1.5GHz
CPUfreq supports 4 cpu frequency loads on 375/500/750/1500MHz. But now PLL0 rate is 1GHz and the cpu frequency loads become 250/333/500/1000MHz in fact. The PLL0 rate should be default set to 1.5GHz and set the cpu_core rate to 500MHz in safe. Fixes: e2c510d ("riscv: dts: starfive: Add cpu scaling for JH7110 SoC") Signed-off-by: Xingyu Wu <[email protected]> Reviewed-by: Hal Feng <[email protected]> Signed-off-by: Conor Dooley <[email protected]>
1 parent 591940e commit 61f2e8a

File tree

1 file changed

+6
-0
lines changed

1 file changed

+6
-0
lines changed

arch/riscv/boot/dts/starfive/jh7110-common.dtsi

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -365,6 +365,12 @@
365365
};
366366
};
367367

368+
&syscrg {
369+
assigned-clocks = <&syscrg JH7110_SYSCLK_CPU_CORE>,
370+
<&pllclk JH7110_PLLCLK_PLL0_OUT>;
371+
assigned-clock-rates = <500000000>, <1500000000>;
372+
};
373+
368374
&sysgpio {
369375
i2c0_pins: i2c0-0 {
370376
i2c-pins {

0 commit comments

Comments
 (0)