Skip to content

Commit 6592d29

Browse files
srneelirobherring
authored andcommitted
dt-bindings: watchdog: cdns,wdt-r1p2: Convert cadence watchdog to yaml
Convert cadence watchdog bindings to DT schema format using json-schema. Signed-off-by: Srinivas Neeli <[email protected]> Reviewed-by: Krzysztof Kozlowski <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Rob Herring <[email protected]>
1 parent ecdb004 commit 6592d29

File tree

2 files changed

+62
-23
lines changed

2 files changed

+62
-23
lines changed

Documentation/devicetree/bindings/watchdog/cadence-wdt.txt

Lines changed: 0 additions & 23 deletions
This file was deleted.
Lines changed: 62 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,62 @@
1+
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
2+
%YAML 1.2
3+
---
4+
$id: http://devicetree.org/schemas/watchdog/cdns,wdt-r1p2.yaml#
5+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6+
7+
title: Cadence watchdog timer controller
8+
9+
maintainers:
10+
- Neeli Srinivas <[email protected]>
11+
12+
description:
13+
The cadence watchdog timer is used to detect and recover from
14+
system malfunctions. This watchdog contains 24 bit counter and
15+
a programmable reset period. The timeout period varies from 1 ms
16+
to 30 seconds while using a 100Mhz clock.
17+
18+
allOf:
19+
- $ref: watchdog.yaml#
20+
21+
properties:
22+
compatible:
23+
enum:
24+
- cdns,wdt-r1p2
25+
26+
reg:
27+
maxItems: 1
28+
29+
clocks:
30+
maxItems: 1
31+
32+
interrupts:
33+
maxItems: 1
34+
35+
reset-on-timeout:
36+
type: boolean
37+
description: |
38+
If this property exists, then a reset is done when watchdog
39+
times out.
40+
41+
required:
42+
- compatible
43+
- reg
44+
- clocks
45+
- interrupts
46+
47+
unevaluatedProperties: false
48+
49+
examples:
50+
- |
51+
#include <dt-bindings/interrupt-controller/arm-gic.h>
52+
53+
watchdog@f8005000 {
54+
compatible = "cdns,wdt-r1p2";
55+
reg = <0xf8005000 0x1000>;
56+
clocks = <&clkc 45>;
57+
interrupt-parent = <&intc>;
58+
interrupts = <GIC_SPI 9 IRQ_TYPE_EDGE_RISING>;
59+
reset-on-timeout;
60+
timeout-sec = <10>;
61+
};
62+
...

0 commit comments

Comments
 (0)