|
5 | 5 | #include <dt-bindings/clock/qcom,gcc-msm8953.h>
|
6 | 6 | #include <dt-bindings/clock/qcom,rpmcc.h>
|
7 | 7 | #include <dt-bindings/gpio/gpio.h>
|
| 8 | +#include <dt-bindings/interconnect/qcom,msm8953.h> |
| 9 | +#include <dt-bindings/interconnect/qcom,rpm-icc.h> |
8 | 10 | #include <dt-bindings/interrupt-controller/arm-gic.h>
|
9 | 11 | #include <dt-bindings/power/qcom-rpmpd.h>
|
10 | 12 | #include <dt-bindings/soc/qcom,apr.h>
|
|
45 | 47 | reg = <0x0>;
|
46 | 48 | enable-method = "psci";
|
47 | 49 | capacity-dmips-mhz = <1024>;
|
| 50 | + interconnects = <&bimc MAS_APPS_PROC RPM_ACTIVE_TAG |
| 51 | + &bimc SLV_EBI RPM_ACTIVE_TAG>; |
48 | 52 | next-level-cache = <&l2_0>;
|
49 | 53 | #cooling-cells = <2>;
|
50 | 54 | };
|
|
55 | 59 | reg = <0x1>;
|
56 | 60 | enable-method = "psci";
|
57 | 61 | capacity-dmips-mhz = <1024>;
|
| 62 | + interconnects = <&bimc MAS_APPS_PROC RPM_ACTIVE_TAG |
| 63 | + &bimc SLV_EBI RPM_ACTIVE_TAG>; |
58 | 64 | next-level-cache = <&l2_0>;
|
59 | 65 | #cooling-cells = <2>;
|
60 | 66 | };
|
|
65 | 71 | reg = <0x2>;
|
66 | 72 | enable-method = "psci";
|
67 | 73 | capacity-dmips-mhz = <1024>;
|
| 74 | + interconnects = <&bimc MAS_APPS_PROC RPM_ACTIVE_TAG |
| 75 | + &bimc SLV_EBI RPM_ACTIVE_TAG>; |
68 | 76 | next-level-cache = <&l2_0>;
|
69 | 77 | #cooling-cells = <2>;
|
70 | 78 | };
|
|
75 | 83 | reg = <0x3>;
|
76 | 84 | enable-method = "psci";
|
77 | 85 | capacity-dmips-mhz = <1024>;
|
| 86 | + interconnects = <&bimc MAS_APPS_PROC RPM_ACTIVE_TAG |
| 87 | + &bimc SLV_EBI RPM_ACTIVE_TAG>; |
78 | 88 | next-level-cache = <&l2_0>;
|
79 | 89 | #cooling-cells = <2>;
|
80 | 90 | };
|
|
85 | 95 | reg = <0x100>;
|
86 | 96 | enable-method = "psci";
|
87 | 97 | capacity-dmips-mhz = <1024>;
|
| 98 | + interconnects = <&bimc MAS_APPS_PROC RPM_ACTIVE_TAG |
| 99 | + &bimc SLV_EBI RPM_ACTIVE_TAG>; |
88 | 100 | next-level-cache = <&l2_1>;
|
89 | 101 | #cooling-cells = <2>;
|
90 | 102 | };
|
|
95 | 107 | reg = <0x101>;
|
96 | 108 | enable-method = "psci";
|
97 | 109 | capacity-dmips-mhz = <1024>;
|
| 110 | + interconnects = <&bimc MAS_APPS_PROC RPM_ACTIVE_TAG |
| 111 | + &bimc SLV_EBI RPM_ACTIVE_TAG>; |
98 | 112 | next-level-cache = <&l2_1>;
|
99 | 113 | #cooling-cells = <2>;
|
100 | 114 | };
|
|
105 | 119 | reg = <0x102>;
|
106 | 120 | enable-method = "psci";
|
107 | 121 | capacity-dmips-mhz = <1024>;
|
| 122 | + interconnects = <&bimc MAS_APPS_PROC RPM_ACTIVE_TAG |
| 123 | + &bimc SLV_EBI RPM_ACTIVE_TAG>; |
108 | 124 | next-level-cache = <&l2_1>;
|
109 | 125 | #cooling-cells = <2>;
|
110 | 126 | };
|
|
115 | 131 | reg = <0x103>;
|
116 | 132 | enable-method = "psci";
|
117 | 133 | capacity-dmips-mhz = <1024>;
|
| 134 | + interconnects = <&bimc MAS_APPS_PROC RPM_ACTIVE_TAG |
| 135 | + &bimc SLV_EBI RPM_ACTIVE_TAG>; |
118 | 136 | next-level-cache = <&l2_1>;
|
119 | 137 | #cooling-cells = <2>;
|
120 | 138 | };
|
|
471 | 489 | clock-names = "core";
|
472 | 490 | };
|
473 | 491 |
|
| 492 | + bimc: interconnect@400000 { |
| 493 | + compatible = "qcom,msm8953-bimc"; |
| 494 | + reg = <0x00400000 0x5a000>; |
| 495 | + |
| 496 | + #interconnect-cells = <2>; |
| 497 | + }; |
| 498 | + |
474 | 499 | tsens0: thermal-sensor@4a9000 {
|
475 | 500 | compatible = "qcom,msm8953-tsens", "qcom,tsens-v2";
|
476 | 501 | reg = <0x004a9000 0x1000>, /* TM */
|
|
487 | 512 | reg = <0x004ab000 0x4>;
|
488 | 513 | };
|
489 | 514 |
|
| 515 | + pcnoc: interconnect@500000 { |
| 516 | + compatible = "qcom,msm8953-pcnoc"; |
| 517 | + reg = <0x00500000 0x12080>; |
| 518 | + |
| 519 | + clocks = <&gcc GCC_PCNOC_USB3_AXI_CLK>; |
| 520 | + clock-names = "pcnoc_usb3_axi"; |
| 521 | + |
| 522 | + #interconnect-cells = <2>; |
| 523 | + }; |
| 524 | + |
| 525 | + snoc: interconnect@580000 { |
| 526 | + compatible = "qcom,msm8953-snoc"; |
| 527 | + reg = <0x00580000 0x16080>; |
| 528 | + |
| 529 | + #interconnect-cells = <2>; |
| 530 | + |
| 531 | + snoc_mm: interconnect-snoc { |
| 532 | + compatible = "qcom,msm8953-snoc-mm"; |
| 533 | + |
| 534 | + #interconnect-cells = <2>; |
| 535 | + }; |
| 536 | + }; |
| 537 | + |
490 | 538 | tlmm: pinctrl@1000000 {
|
491 | 539 | compatible = "qcom,msm8953-pinctrl";
|
492 | 540 | reg = <0x01000000 0x300000>;
|
|
864 | 912 | interrupt-controller;
|
865 | 913 | #interrupt-cells = <1>;
|
866 | 914 |
|
| 915 | + interconnects = <&snoc_mm MAS_MDP RPM_ALWAYS_TAG |
| 916 | + &bimc SLV_EBI RPM_ALWAYS_TAG>, |
| 917 | + <&bimc MAS_APPS_PROC RPM_ACTIVE_TAG |
| 918 | + &pcnoc SLV_DISP_SS_CFG RPM_ACTIVE_TAG>; |
| 919 | + interconnect-names = "mdp0-mem", |
| 920 | + "cpu-cfg"; |
| 921 | + |
867 | 922 | clocks = <&gcc GCC_MDSS_AHB_CLK>,
|
868 | 923 | <&gcc GCC_MDSS_AXI_CLK>,
|
869 | 924 | <&gcc GCC_MDSS_VSYNC_CLK>,
|
|
1080 | 1135 | "alwayson";
|
1081 | 1136 | power-domains = <&gcc OXILI_GX_GDSC>;
|
1082 | 1137 |
|
| 1138 | + interconnects = <&bimc MAS_OXILI RPM_ALWAYS_TAG |
| 1139 | + &bimc SLV_EBI RPM_ALWAYS_TAG>, |
| 1140 | + <&bimc MAS_APPS_PROC RPM_ACTIVE_TAG |
| 1141 | + &pcnoc SLV_GPU_CFG RPM_ACTIVE_TAG>; |
| 1142 | + |
1083 | 1143 | iommus = <&gpu_iommu 0>;
|
1084 | 1144 | operating-points-v2 = <&gpu_opp_table>;
|
1085 | 1145 |
|
|
1317 | 1377 | <&gcc GCC_USB30_MASTER_CLK>;
|
1318 | 1378 | assigned-clock-rates = <19200000>, <133330000>;
|
1319 | 1379 |
|
| 1380 | + interconnects = <&pcnoc MAS_USB3 RPM_ALWAYS_TAG |
| 1381 | + &bimc SLV_EBI RPM_ALWAYS_TAG>, |
| 1382 | + <&bimc MAS_APPS_PROC RPM_ACTIVE_TAG |
| 1383 | + &pcnoc SLV_USB3 RPM_ACTIVE_TAG>; |
| 1384 | + interconnect-names = "usb-ddr", |
| 1385 | + "apps-usb"; |
| 1386 | + |
1320 | 1387 | power-domains = <&gcc USB30_GDSC>;
|
1321 | 1388 |
|
1322 | 1389 | qcom,select-utmi-as-pipe-clk;
|
|
1369 | 1436 | <&rpmcc RPM_SMD_XO_CLK_SRC>;
|
1370 | 1437 | clock-names = "iface", "core", "xo";
|
1371 | 1438 |
|
| 1439 | + interconnects = <&pcnoc MAS_SDCC_1 RPM_ALWAYS_TAG |
| 1440 | + &bimc SLV_EBI RPM_ALWAYS_TAG>, |
| 1441 | + <&bimc MAS_APPS_PROC RPM_ACTIVE_TAG |
| 1442 | + &pcnoc SLV_SDCC_1 RPM_ACTIVE_TAG>; |
| 1443 | + interconnect-names = "sdhc-ddr", |
| 1444 | + "cpu-sdhc"; |
| 1445 | + |
1372 | 1446 | power-domains = <&rpmpd MSM8953_VDDCX>;
|
1373 | 1447 | operating-points-v2 = <&sdhc1_opp_table>;
|
1374 | 1448 |
|
|
1389 | 1463 |
|
1390 | 1464 | opp-25000000 {
|
1391 | 1465 | opp-hz = /bits/ 64 <25000000>;
|
| 1466 | + opp-peak-kBps = <200000>, <100000>; |
| 1467 | + opp-avg-kBps = <65360>, <32768>; |
1392 | 1468 | required-opps = <&rpmpd_opp_low_svs>;
|
1393 | 1469 | };
|
1394 | 1470 |
|
1395 | 1471 | opp-50000000 {
|
1396 | 1472 | opp-hz = /bits/ 64 <50000000>;
|
| 1473 | + opp-peak-kBps = <400000>, <200000>; |
| 1474 | + opp-avg-kBps = <130718>, <65360>; |
1397 | 1475 | required-opps = <&rpmpd_opp_svs>;
|
1398 | 1476 | };
|
1399 | 1477 |
|
1400 | 1478 | opp-100000000 {
|
1401 | 1479 | opp-hz = /bits/ 64 <100000000>;
|
| 1480 | + opp-peak-kBps = <400000>, <400000>; |
| 1481 | + opp-avg-kBps = <130718>, <65360>; |
1402 | 1482 | required-opps = <&rpmpd_opp_svs>;
|
1403 | 1483 | };
|
1404 | 1484 |
|
1405 | 1485 | opp-192000000 {
|
1406 | 1486 | opp-hz = /bits/ 64 <192000000>;
|
| 1487 | + opp-peak-kBps = <800000>, <600000>; |
| 1488 | + opp-avg-kBps = <261438>, <130718>; |
1407 | 1489 | required-opps = <&rpmpd_opp_nom>;
|
1408 | 1490 | };
|
1409 | 1491 |
|
1410 | 1492 | opp-384000000 {
|
1411 | 1493 | opp-hz = /bits/ 64 <384000000>;
|
| 1494 | + opp-peak-kBps = <800000>, <800000>; |
| 1495 | + opp-avg-kBps = <261438>, <300000>; |
1412 | 1496 | required-opps = <&rpmpd_opp_nom>;
|
1413 | 1497 | };
|
1414 | 1498 | };
|
|
1429 | 1513 | <&rpmcc RPM_SMD_XO_CLK_SRC>;
|
1430 | 1514 | clock-names = "iface", "core", "xo";
|
1431 | 1515 |
|
| 1516 | + interconnects = <&pcnoc MAS_SDCC_2 RPM_ALWAYS_TAG |
| 1517 | + &bimc SLV_EBI RPM_ALWAYS_TAG>, |
| 1518 | + <&bimc MAS_APPS_PROC RPM_ACTIVE_TAG |
| 1519 | + &pcnoc SLV_SDCC_2 RPM_ACTIVE_TAG>; |
| 1520 | + interconnect-names = "sdhc-ddr", |
| 1521 | + "cpu-sdhc"; |
| 1522 | + |
1432 | 1523 | power-domains = <&rpmpd MSM8953_VDDCX>;
|
1433 | 1524 | operating-points-v2 = <&sdhc2_opp_table>;
|
1434 | 1525 |
|
|
1445 | 1536 |
|
1446 | 1537 | opp-25000000 {
|
1447 | 1538 | opp-hz = /bits/ 64 <25000000>;
|
| 1539 | + opp-peak-kBps = <200000>, <100000>; |
| 1540 | + opp-avg-kBps = <65360>, <32768>; |
1448 | 1541 | required-opps = <&rpmpd_opp_low_svs>;
|
1449 | 1542 | };
|
1450 | 1543 |
|
1451 | 1544 | opp-50000000 {
|
1452 | 1545 | opp-hz = /bits/ 64 <50000000>;
|
| 1546 | + opp-peak-kBps = <400000>, <400000>; |
| 1547 | + opp-avg-kBps = <130718>, <65360>; |
1453 | 1548 | required-opps = <&rpmpd_opp_svs>;
|
1454 | 1549 | };
|
1455 | 1550 |
|
1456 | 1551 | opp-100000000 {
|
1457 | 1552 | opp-hz = /bits/ 64 <100000000>;
|
| 1553 | + opp-peak-kBps = <800000>, <400000>; |
| 1554 | + opp-avg-kBps = <130718>, <130718>; |
1458 | 1555 | required-opps = <&rpmpd_opp_svs>;
|
1459 | 1556 | };
|
1460 | 1557 |
|
1461 | 1558 | opp-177770000 {
|
1462 | 1559 | opp-hz = /bits/ 64 <177770000>;
|
| 1560 | + opp-peak-kBps = <600000>, <600000>; |
| 1561 | + opp-avg-kBps = <261438>, <130718>; |
1463 | 1562 | required-opps = <&rpmpd_opp_nom>;
|
1464 | 1563 | };
|
1465 | 1564 |
|
1466 | 1565 | opp-200000000 {
|
1467 | 1566 | opp-hz = /bits/ 64 <200000000>;
|
| 1567 | + opp-peak-kBps = <800000>, <800000>; |
| 1568 | + opp-avg-kBps = <261438>, <130718>; |
1468 | 1569 | required-opps = <&rpmpd_opp_nom>;
|
1469 | 1570 | };
|
1470 | 1571 | };
|
|
0 commit comments