|
4485 | 4485 | "vfe_lite0",
|
4486 | 4486 | "vfe_lite1";
|
4487 | 4487 |
|
4488 |
| - interrupts = <GIC_SPI 477 IRQ_TYPE_LEVEL_HIGH>, |
4489 |
| - <GIC_SPI 478 IRQ_TYPE_LEVEL_HIGH>, |
4490 |
| - <GIC_SPI 479 IRQ_TYPE_LEVEL_HIGH>, |
4491 |
| - <GIC_SPI 448 IRQ_TYPE_LEVEL_HIGH>, |
4492 |
| - <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>, |
4493 |
| - <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>, |
4494 |
| - <GIC_SPI 464 IRQ_TYPE_LEVEL_HIGH>, |
4495 |
| - <GIC_SPI 466 IRQ_TYPE_LEVEL_HIGH>, |
4496 |
| - <GIC_SPI 468 IRQ_TYPE_LEVEL_HIGH>, |
4497 |
| - <GIC_SPI 359 IRQ_TYPE_LEVEL_HIGH>, |
4498 |
| - <GIC_SPI 465 IRQ_TYPE_LEVEL_HIGH>, |
4499 |
| - <GIC_SPI 467 IRQ_TYPE_LEVEL_HIGH>, |
4500 |
| - <GIC_SPI 469 IRQ_TYPE_LEVEL_HIGH>, |
4501 |
| - <GIC_SPI 360 IRQ_TYPE_LEVEL_HIGH>; |
| 4488 | + interrupts = <GIC_SPI 477 IRQ_TYPE_EDGE_RISING>, |
| 4489 | + <GIC_SPI 478 IRQ_TYPE_EDGE_RISING>, |
| 4490 | + <GIC_SPI 479 IRQ_TYPE_EDGE_RISING>, |
| 4491 | + <GIC_SPI 448 IRQ_TYPE_EDGE_RISING>, |
| 4492 | + <GIC_SPI 86 IRQ_TYPE_EDGE_RISING>, |
| 4493 | + <GIC_SPI 89 IRQ_TYPE_EDGE_RISING>, |
| 4494 | + <GIC_SPI 464 IRQ_TYPE_EDGE_RISING>, |
| 4495 | + <GIC_SPI 466 IRQ_TYPE_EDGE_RISING>, |
| 4496 | + <GIC_SPI 468 IRQ_TYPE_EDGE_RISING>, |
| 4497 | + <GIC_SPI 359 IRQ_TYPE_EDGE_RISING>, |
| 4498 | + <GIC_SPI 465 IRQ_TYPE_EDGE_RISING>, |
| 4499 | + <GIC_SPI 467 IRQ_TYPE_EDGE_RISING>, |
| 4500 | + <GIC_SPI 469 IRQ_TYPE_EDGE_RISING>, |
| 4501 | + <GIC_SPI 360 IRQ_TYPE_EDGE_RISING>; |
4502 | 4502 | interrupt-names = "csiphy0",
|
4503 | 4503 | "csiphy1",
|
4504 | 4504 | "csiphy2",
|
|
0 commit comments