We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 5f77ee2 commit 7013a82Copy full SHA for 7013a82
drivers/gpu/drm/amd/amdgpu/nbio_v7_7.c
@@ -247,6 +247,12 @@ static void nbio_v7_7_init_registers(struct amdgpu_device *adev)
247
if (def != data)
248
WREG32_SOC15(NBIO, 0, regBIF0_PCIE_MST_CTRL_3, data);
249
250
+ switch (adev->ip_versions[NBIO_HWIP][0]) {
251
+ case IP_VERSION(7, 7, 0):
252
+ data = RREG32_SOC15(NBIO, 0, regRCC_DEV0_EPF5_STRAP4) & ~BIT(23);
253
+ WREG32_SOC15(NBIO, 0, regRCC_DEV0_EPF5_STRAP4, data);
254
+ break;
255
+ }
256
}
257
258
static void nbio_v7_7_update_medium_grain_clock_gating(struct amdgpu_device *adev,
0 commit comments