Skip to content

Commit 71c61a4

Browse files
claudiubezneaalexandrebelloni
authored andcommitted
dt-bindings: rtc: renesas,rzg3s-rtc: Document the Renesas RTCA-3 IP
Document the RTC IP (RTCA-3) available on the Renesas RZ/G3S SoC. The RTC IP available on Renesas RZ/V2H is almost identical with the one found on Renesas RZ/G3S (it misses the time capture functionality which is not yet implemented on proposed driver). For this, added also a generic compatible that will be used at the moment as fallback for both RZ/G3S and RZ/V2H. Reviewed-by: Rob Herring (Arm) <[email protected]> Signed-off-by: Claudiu Beznea <[email protected]> Reviewed-by: Geert Uytterhoeven <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Alexandre Belloni <[email protected]>
1 parent f856081 commit 71c61a4

File tree

1 file changed

+84
-0
lines changed

1 file changed

+84
-0
lines changed
Lines changed: 84 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,84 @@
1+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2+
%YAML 1.2
3+
---
4+
$id: http://devicetree.org/schemas/rtc/renesas,rz-rtca3.yaml#
5+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6+
7+
title: Renesas RTCA-3 Real Time Clock
8+
9+
maintainers:
10+
- Claudiu Beznea <[email protected]>
11+
12+
allOf:
13+
- $ref: rtc.yaml#
14+
15+
properties:
16+
compatible:
17+
items:
18+
- enum:
19+
- renesas,r9a08g045-rtca3 # RZ/G3S
20+
- const: renesas,rz-rtca3
21+
22+
reg:
23+
maxItems: 1
24+
25+
interrupts:
26+
items:
27+
- description: Alarm interrupt
28+
- description: Periodic interrupt
29+
- description: Carry interrupt
30+
31+
interrupt-names:
32+
items:
33+
- const: alarm
34+
- const: period
35+
- const: carry
36+
37+
clocks:
38+
items:
39+
- description: RTC bus clock
40+
- description: RTC counter clock
41+
42+
clock-names:
43+
items:
44+
- const: bus
45+
- const: counter
46+
47+
power-domains:
48+
maxItems: 1
49+
50+
resets:
51+
items:
52+
- description: VBATTB module reset
53+
54+
required:
55+
- compatible
56+
- reg
57+
- interrupts
58+
- interrupt-names
59+
- clocks
60+
- clock-names
61+
- power-domains
62+
- resets
63+
64+
additionalProperties: false
65+
66+
examples:
67+
- |
68+
#include <dt-bindings/clock/r9a08g045-cpg.h>
69+
#include <dt-bindings/clock/renesas,r9a08g045-vbattb.h>
70+
#include <dt-bindings/interrupt-controller/arm-gic.h>
71+
#include <dt-bindings/interrupt-controller/irq.h>
72+
73+
rtc@1004ec00 {
74+
compatible = "renesas,r9a08g045-rtca3", "renesas,rz-rtca3";
75+
reg = <0x1004ec00 0x400>;
76+
interrupts = <GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH>,
77+
<GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH>,
78+
<GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH>;
79+
interrupt-names = "alarm", "period", "carry";
80+
clocks = <&cpg CPG_MOD R9A08G045_VBAT_BCLK>, <&vbattclk VBATTB_VBATTCLK>;
81+
clock-names = "bus", "counter";
82+
power-domains = <&cpg>;
83+
resets = <&cpg R9A08G045_VBAT_BRESETN>;
84+
};

0 commit comments

Comments
 (0)