We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent fa55b7d commit 71e7623Copy full SHA for 71e7623
drivers/clk/imx/clk-pllv1.c
@@ -8,20 +8,19 @@
8
9
#include "clk.h"
10
11
+#define MFN_BITS (10)
12
+#define MFN_SIGN (BIT(MFN_BITS - 1))
13
+#define MFN_MASK (MFN_SIGN - 1)
14
+
15
/**
- * pll v1
16
+ * struct clk_pllv1 - IMX PLLv1 clock descriptor
17
*
- * @clk_hw clock source
- * @parent the parent clock name
- * @base base address of pll registers
18
+ * @hw: clock source
19
+ * @base: base address of pll registers
20
+ * @type: type of IMX_PLLV1
21
22
* PLL clock version 1, found on i.MX1/21/25/27/31/35
23
*/
-
-#define MFN_BITS (10)
-#define MFN_SIGN (BIT(MFN_BITS - 1))
-#define MFN_MASK (MFN_SIGN - 1)
24
25
struct clk_pllv1 {
26
struct clk_hw hw;
27
void __iomem *base;
0 commit comments