Skip to content

Commit 73d3c44

Browse files
committed
riscv: dts: microchip: add missing compatibles for clint and plic
The Microchip Icicle kit uses SiFive E51 and U54 cores, so it looks that also Core Local Interruptor and Platform-Level Interrupt Controller are coming from SiFive. Add proper compatibles to silence dtbs_check warnings: clint@2000000: compatible:0: 'sifive,clint0' is not one of ['sifive,fu540-c000-clint', 'canaan,k210-clint'] interrupt-controller@c000000: compatible:0: 'sifive,plic-1.0.0' is not one of ['sifive,fu540-c000-plic', 'canaan,k210-plic'] Signed-off-by: Krzysztof Kozlowski <[email protected]> Reviewed-by: Conor Dooley <[email protected]> Link: https://lore.kernel.org/r/[email protected]
1 parent 20ce65b commit 73d3c44

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -161,7 +161,7 @@
161161
};
162162

163163
clint@2000000 {
164-
compatible = "sifive,clint0";
164+
compatible = "sifive,fu540-c000-clint", "sifive,clint0";
165165
reg = <0x0 0x2000000 0x0 0xC000>;
166166
interrupts-extended = <&cpu0_intc 3 &cpu0_intc 7
167167
&cpu1_intc 3 &cpu1_intc 7
@@ -172,7 +172,7 @@
172172

173173
plic: interrupt-controller@c000000 {
174174
#interrupt-cells = <1>;
175-
compatible = "sifive,plic-1.0.0";
175+
compatible = "sifive,fu540-c000-plic", "sifive,plic-1.0.0";
176176
reg = <0x0 0xc000000 0x0 0x4000000>;
177177
riscv,ndev = <186>;
178178
interrupt-controller;

0 commit comments

Comments
 (0)