We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 45a4237 commit 7f7315dCopy full SHA for 7f7315d
drivers/phy/phy-airoha-pcie.c
@@ -18,6 +18,9 @@
18
#define LEQ_LEN_CTRL_MAX_VAL 7
19
#define FREQ_LOCK_MAX_ATTEMPT 10
20
21
+/* PCIe-PHY initialization time in ms needed by the hw to complete */
22
+#define PHY_HW_INIT_TIME_MS 30
23
+
24
enum airoha_pcie_port_gen {
25
PCIE_PORT_GEN1 = 1,
26
PCIE_PORT_GEN2,
@@ -1181,7 +1184,8 @@ static int airoha_pcie_phy_init(struct phy *phy)
1181
1184
airoha_phy_pma1_set_bits(pcie_phy, REG_PCIE_PMA_SS_DA_XPON_PWDB0,
1182
1185
PCIE_DA_XPON_CDR_PR_PWDB);
1183
1186
- usleep_range(100, 200);
1187
+ /* Wait for the PCIe PHY to complete initialization before returning */
1188
+ msleep(PHY_HW_INIT_TIME_MS);
1189
1190
return 0;
1191
}
0 commit comments