We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 897a3e3 commit 80374a7Copy full SHA for 80374a7
drivers/clk/renesas/r9a06g032-clocks.c
@@ -109,6 +109,7 @@ enum gate_type {
109
* must be in ascending order, zero for unused
110
* @div: divisor for fixed-factor clock
111
* @mul: multiplier for fixed-factor clock
112
+ * @dual: substructure for dual clock gates
113
* @group: UART group, 0=UART0/1/2, 1=UART3/4/5/6/7
114
* @sel: select either g1/r1 or g2/r2 as clock source
115
* @g1: 1st source gate (clock enable/disable)
0 commit comments