Skip to content

Commit 808eab1

Browse files
dirkbehmegeertu
authored andcommitted
clk: renesas: r8a77965: Add RPC clocks
Describe the RPCSRC internal clock and the RPC[D2] clocks derived from it, as well as the RPC-IF module clock, in the R-Car M3-N (R8A77965) CPG/MSSR driver. Inspired by commit 94e3935 ("clk: renesas: r8a77980: Add RPC clocks"). Signed-off-by: Dirk Behme <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Geert Uytterhoeven <[email protected]>
1 parent 715286f commit 808eab1

File tree

1 file changed

+8
-0
lines changed

1 file changed

+8
-0
lines changed

drivers/clk/renesas/r8a77965-cpg-mssr.c

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -43,6 +43,7 @@ enum clk_ids {
4343
CLK_S3,
4444
CLK_SDSRC,
4545
CLK_SSPSRC,
46+
CLK_RPCSRC,
4647
CLK_RINT,
4748

4849
/* Module Clocks */
@@ -68,6 +69,12 @@ static const struct cpg_core_clk r8a77965_core_clks[] __initconst = {
6869
DEF_FIXED(".s2", CLK_S2, CLK_PLL1_DIV2, 4, 1),
6970
DEF_FIXED(".s3", CLK_S3, CLK_PLL1_DIV2, 6, 1),
7071
DEF_FIXED(".sdsrc", CLK_SDSRC, CLK_PLL1_DIV2, 2, 1),
72+
DEF_BASE(".rpcsrc", CLK_RPCSRC, CLK_TYPE_GEN3_RPCSRC, CLK_PLL1),
73+
74+
DEF_BASE("rpc", R8A77965_CLK_RPC, CLK_TYPE_GEN3_RPC,
75+
CLK_RPCSRC),
76+
DEF_BASE("rpcd2", R8A77965_CLK_RPCD2, CLK_TYPE_GEN3_RPCD2,
77+
R8A77965_CLK_RPC),
7178

7279
DEF_GEN3_OSC(".r", CLK_RINT, CLK_EXTAL, 32),
7380

@@ -217,6 +224,7 @@ static const struct mssr_mod_clk r8a77965_mod_clks[] __initconst = {
217224
DEF_MOD("can-fd", 914, R8A77965_CLK_S3D2),
218225
DEF_MOD("can-if1", 915, R8A77965_CLK_S3D4),
219226
DEF_MOD("can-if0", 916, R8A77965_CLK_S3D4),
227+
DEF_MOD("rpc-if", 917, R8A77965_CLK_RPCD2),
220228
DEF_MOD("i2c6", 918, R8A77965_CLK_S0D6),
221229
DEF_MOD("i2c5", 919, R8A77965_CLK_S0D6),
222230
DEF_MOD("i2c-dvfs", 926, R8A77965_CLK_CP),

0 commit comments

Comments
 (0)