We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 7c15934 commit 82180b1Copy full SHA for 82180b1
arch/riscv/kernel/tests/module_test/test_uleb128.S
@@ -6,13 +6,13 @@
6
.text
7
.global test_uleb_basic
8
test_uleb_basic:
9
- ld a0, second
+ lw a0, second
10
addi a0, a0, -127
11
ret
12
13
.global test_uleb_large
14
test_uleb_large:
15
- ld a0, fourth
+ lw a0, fourth
16
addi a0, a0, -0x07e8
17
18
@@ -22,10 +22,10 @@ first:
22
second:
23
.reloc second, R_RISCV_SET_ULEB128, second
24
.reloc second, R_RISCV_SUB_ULEB128, first
25
- .dword 0
+ .word 0
26
third:
27
.space 1000
28
fourth:
29
.reloc fourth, R_RISCV_SET_ULEB128, fourth
30
.reloc fourth, R_RISCV_SUB_ULEB128, third
31
0 commit comments