@@ -1160,8 +1160,14 @@ PMUV3_INIT_SIMPLE(armv8_cortex_a75)
1160
1160
PMUV3_INIT_SIMPLE (armv8_cortex_a76 )
1161
1161
PMUV3_INIT_SIMPLE (armv8_cortex_a77 )
1162
1162
PMUV3_INIT_SIMPLE (armv8_cortex_a78 )
1163
+ PMUV3_INIT_SIMPLE (armv9_cortex_a510 )
1164
+ PMUV3_INIT_SIMPLE (armv9_cortex_a710 )
1165
+ PMUV3_INIT_SIMPLE (armv8_cortex_x1 )
1166
+ PMUV3_INIT_SIMPLE (armv9_cortex_x2 )
1163
1167
PMUV3_INIT_SIMPLE (armv8_neoverse_e1 )
1164
1168
PMUV3_INIT_SIMPLE (armv8_neoverse_n1 )
1169
+ PMUV3_INIT_SIMPLE (armv9_neoverse_n2 )
1170
+ PMUV3_INIT_SIMPLE (armv8_neoverse_v1 )
1165
1171
1166
1172
PMUV3_INIT_SIMPLE (armv8_nvidia_carmel )
1167
1173
PMUV3_INIT_SIMPLE (armv8_nvidia_denver )
@@ -1222,8 +1228,14 @@ static const struct of_device_id armv8_pmu_of_device_ids[] = {
1222
1228
{.compatible = "arm,cortex-a76-pmu" , .data = armv8_cortex_a76_pmu_init },
1223
1229
{.compatible = "arm,cortex-a77-pmu" , .data = armv8_cortex_a77_pmu_init },
1224
1230
{.compatible = "arm,cortex-a78-pmu" , .data = armv8_cortex_a78_pmu_init },
1231
+ {.compatible = "arm,cortex-a510-pmu" , .data = armv9_cortex_a510_pmu_init },
1232
+ {.compatible = "arm,cortex-a710-pmu" , .data = armv9_cortex_a710_pmu_init },
1233
+ {.compatible = "arm,cortex-x1-pmu" , .data = armv8_cortex_x1_pmu_init },
1234
+ {.compatible = "arm,cortex-x2-pmu" , .data = armv9_cortex_x2_pmu_init },
1225
1235
{.compatible = "arm,neoverse-e1-pmu" , .data = armv8_neoverse_e1_pmu_init },
1226
1236
{.compatible = "arm,neoverse-n1-pmu" , .data = armv8_neoverse_n1_pmu_init },
1237
+ {.compatible = "arm,neoverse-n2-pmu" , .data = armv9_neoverse_n2_pmu_init },
1238
+ {.compatible = "arm,neoverse-v1-pmu" , .data = armv8_neoverse_v1_pmu_init },
1227
1239
{.compatible = "cavium,thunder-pmu" , .data = armv8_thunder_pmu_init },
1228
1240
{.compatible = "brcm,vulcan-pmu" , .data = armv8_vulcan_pmu_init },
1229
1241
{.compatible = "nvidia,carmel-pmu" , .data = armv8_nvidia_carmel_pmu_init },
0 commit comments