@@ -966,20 +966,6 @@ static const struct mtk_dpi_conf mt8186_conf = {
966
966
.csc_enable_bit = CSC_ENABLE ,
967
967
};
968
968
969
- static const struct mtk_dpi_conf mt8188_dpintf_conf = {
970
- .cal_factor = mt8195_dpintf_calculate_factor ,
971
- .max_clock_khz = 600000 ,
972
- .output_fmts = mt8195_output_fmts ,
973
- .num_output_fmts = ARRAY_SIZE (mt8195_output_fmts ),
974
- .pixels_per_iter = 4 ,
975
- .input_2pixel = false,
976
- .dimension_mask = DPINTF_HPW_MASK ,
977
- .hvsize_mask = DPINTF_HSIZE_MASK ,
978
- .channel_swap_shift = DPINTF_CH_SWAP ,
979
- .yuv422_en_bit = DPINTF_YUV422_EN ,
980
- .csc_enable_bit = DPINTF_CSC_ENABLE ,
981
- };
982
-
983
969
static const struct mtk_dpi_conf mt8192_conf = {
984
970
.cal_factor = mt8183_calculate_factor ,
985
971
.reg_h_fre_con = 0xe0 ,
@@ -1103,7 +1089,7 @@ static const struct of_device_id mtk_dpi_of_ids[] = {
1103
1089
{ .compatible = "mediatek,mt8173-dpi" , .data = & mt8173_conf },
1104
1090
{ .compatible = "mediatek,mt8183-dpi" , .data = & mt8183_conf },
1105
1091
{ .compatible = "mediatek,mt8186-dpi" , .data = & mt8186_conf },
1106
- { .compatible = "mediatek,mt8188-dp-intf" , .data = & mt8188_dpintf_conf },
1092
+ { .compatible = "mediatek,mt8188-dp-intf" , .data = & mt8195_dpintf_conf },
1107
1093
{ .compatible = "mediatek,mt8192-dpi" , .data = & mt8192_conf },
1108
1094
{ .compatible = "mediatek,mt8195-dp-intf" , .data = & mt8195_dpintf_conf },
1109
1095
{ /* sentinel */ },
0 commit comments