Skip to content

Commit 8d2453d

Browse files
committed
ARM: dts: dra7: Fix suspend warning for vpe powerdomain
We currently are getting the following warning after a system suspend: Powerdomain (vpe_pwrdm) didn't enter target state 0 Looks like this is because the STANDBYMODE bit for SMART_IDLE should not be used. The TRM "Table 12-348. VPE_SYSCONFIG" says that the value for SMART_IDLE is "0x2: Same behavior as bit-field value of 0x1". But if the SMART_IDLE value is used, PM_VPE_PWRSTST LASTPOWERSTATEENTERED bits always show value of 3. Let's fix the issue by dropping SMART_IDLE for vpe. And let's also add the missing the powerdomain for vpe. Fixes: 1a20951 ("ARM: dts: dra7: Add ti-sysc node for VPE") Cc: Benoit Parrot <[email protected]> Reported-by: Kevin Hilman <[email protected]> Reviewed-by: Kevin Hilman <[email protected]> Tested-by: Kevin Hilman <[email protected]> Signed-off-by: Tony Lindgren <[email protected]>
1 parent a12315d commit 8d2453d

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

arch/arm/boot/dts/dra7-l4.dtsi

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -4188,11 +4188,11 @@
41884188
reg = <0x1d0010 0x4>;
41894189
reg-names = "sysc";
41904190
ti,sysc-midle = <SYSC_IDLE_FORCE>,
4191-
<SYSC_IDLE_NO>,
4192-
<SYSC_IDLE_SMART>;
4191+
<SYSC_IDLE_NO>;
41934192
ti,sysc-sidle = <SYSC_IDLE_FORCE>,
41944193
<SYSC_IDLE_NO>,
41954194
<SYSC_IDLE_SMART>;
4195+
power-domains = <&prm_vpe>;
41964196
clocks = <&vpe_clkctrl DRA7_VPE_VPE_CLKCTRL 0>;
41974197
clock-names = "fck";
41984198
#address-cells = <1>;

0 commit comments

Comments
 (0)