Skip to content

Commit 8d3b5f6

Browse files
ivoszbgvinodkoul
authored andcommitted
phy: move phy-qcom-snps-eusb2 out of its vendor sub-directory
As not only Qualcomm, but also Samsung is using the Synopsys eUSB2 IP (albeit with a different register layout) in their newer SoCs, move the driver out of its vendor sub-directory and rename it to phy-snps-eusb2. Suggested-by: Krzysztof Kozlowski <[email protected]> Signed-off-by: Ivaylo Ivanov <[email protected]> Reviewed-by: Dmitry Baryshkov <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Vinod Koul <[email protected]>
1 parent e4c9a7b commit 8d3b5f6

File tree

5 files changed

+9
-10
lines changed

5 files changed

+9
-10
lines changed

drivers/phy/Kconfig

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -43,6 +43,14 @@ config PHY_PISTACHIO_USB
4343
help
4444
Enable this to support the USB2.0 PHY on the IMG Pistachio SoC.
4545

46+
config PHY_SNPS_EUSB2
47+
tristate "SNPS eUSB2 PHY Driver"
48+
depends on OF && (ARCH_QCOM || COMPILE_TEST)
49+
select GENERIC_PHY
50+
help
51+
Enable support for the USB high-speed SNPS eUSB2 phy on select
52+
SoCs. The PHY is usually paired with a Synopsys DWC3 USB controller.
53+
4654
config PHY_XGENE
4755
tristate "APM X-Gene 15Gbps PHY support"
4856
depends on HAS_IOMEM && OF && (ARCH_XGENE || COMPILE_TEST)

drivers/phy/Makefile

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -9,6 +9,7 @@ obj-$(CONFIG_PHY_CAN_TRANSCEIVER) += phy-can-transceiver.o
99
obj-$(CONFIG_PHY_LPC18XX_USB_OTG) += phy-lpc18xx-usb-otg.o
1010
obj-$(CONFIG_PHY_XGENE) += phy-xgene.o
1111
obj-$(CONFIG_PHY_PISTACHIO_USB) += phy-pistachio-usb.o
12+
obj-$(CONFIG_PHY_SNPS_EUSB2) += phy-snps-eusb2.o
1213
obj-$(CONFIG_USB_LGM_PHY) += phy-lgm-usb.o
1314
obj-$(CONFIG_PHY_AIROHA_PCIE) += phy-airoha-pcie.o
1415
obj-$(CONFIG_PHY_NXP_PTN3222) += phy-nxp-ptn3222.o

drivers/phy/qualcomm/Kconfig

Lines changed: 0 additions & 9 deletions
Original file line numberDiff line numberDiff line change
@@ -125,15 +125,6 @@ config PHY_QCOM_QUSB2
125125
PHY which is usually paired with either the ChipIdea or Synopsys DWC3
126126
USB IPs on MSM SOCs.
127127

128-
config PHY_QCOM_SNPS_EUSB2
129-
tristate "Qualcomm SNPS eUSB2 PHY Driver"
130-
depends on OF && (ARCH_QCOM || COMPILE_TEST)
131-
select GENERIC_PHY
132-
help
133-
Enable support for the USB high-speed SNPS eUSB2 phy on Qualcomm
134-
chipsets. The PHY is paired with a Synopsys DWC3 USB controller
135-
on Qualcomm SOCs.
136-
137128
config PHY_QCOM_EUSB2_REPEATER
138129
tristate "Qualcomm SNPS eUSB2 Repeater Driver"
139130
depends on OF && (ARCH_QCOM || COMPILE_TEST)

drivers/phy/qualcomm/Makefile

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -15,7 +15,6 @@ obj-$(CONFIG_PHY_QCOM_QMP_USB) += phy-qcom-qmp-usb.o
1515
obj-$(CONFIG_PHY_QCOM_QMP_USB_LEGACY) += phy-qcom-qmp-usb-legacy.o
1616

1717
obj-$(CONFIG_PHY_QCOM_QUSB2) += phy-qcom-qusb2.o
18-
obj-$(CONFIG_PHY_QCOM_SNPS_EUSB2) += phy-qcom-snps-eusb2.o
1918
obj-$(CONFIG_PHY_QCOM_EUSB2_REPEATER) += phy-qcom-eusb2-repeater.o
2019
obj-$(CONFIG_PHY_QCOM_UNIPHY_PCIE_28LP) += phy-qcom-uniphy-pcie-28lp.o
2120
obj-$(CONFIG_PHY_QCOM_USB_HS) += phy-qcom-usb-hs.o

0 commit comments

Comments
 (0)