Skip to content

Commit 8d4f914

Browse files
pierregondoisarndb
authored andcommitted
arm64: dts: Update cache properties for socionext
The DeviceTree Specification v0.3 specifies that the cache node 'compatible' and 'cache-level' properties are 'required'. Cf. s3.8 Multi-level and Shared Cache Nodes The 'cache-unified' property should be present if one of the properties for unified cache is present ('cache-size', ...). Update the Device Trees accordingly. Signed-off-by: Pierre Gondois <[email protected]> Reviewed-by: Kunihiko Hayashi <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Rob Herring <[email protected]> Reviewed-by: Krzysztof Kozlowski <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Arnd Bergmann <[email protected]>
1 parent 23b336e commit 8d4f914

File tree

3 files changed

+4
-0
lines changed

3 files changed

+4
-0
lines changed

arch/arm64/boot/dts/socionext/uniphier-ld11.dtsi

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -52,6 +52,7 @@
5252

5353
l2: l2-cache {
5454
compatible = "cache";
55+
cache-level = <2>;
5556
};
5657
};
5758

arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -86,10 +86,12 @@
8686

8787
a72_l2: l2-cache0 {
8888
compatible = "cache";
89+
cache-level = <2>;
8990
};
9091

9192
a53_l2: l2-cache1 {
9293
compatible = "cache";
94+
cache-level = <2>;
9395
};
9496
};
9597

arch/arm64/boot/dts/socionext/uniphier-pxs3.dtsi

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -83,6 +83,7 @@
8383

8484
l2: l2-cache {
8585
compatible = "cache";
86+
cache-level = <2>;
8687
};
8788
};
8889

0 commit comments

Comments
 (0)