Skip to content

Commit 8e11876

Browse files
hegdevasantjoergroedel
authored andcommitted
iommu/amd: Rearrange DTE bit definations
Rearrage according to 64bit word they are in. Note that I have not rearranged gcr3 related macros even though they belong to different 64bit word as its easy to read it in current format. No functional changes intended. Suggested-by: Jerry Snitselaar <[email protected]> Signed-off-by: Vasant Hegde <[email protected]> Reviewed-by: Jerry Snitselaar <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Joerg Roedel <[email protected]>
1 parent bcf847e commit 8e11876

File tree

1 file changed

+4
-4
lines changed

1 file changed

+4
-4
lines changed

drivers/iommu/amd/amd_iommu_types.h

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -384,15 +384,15 @@
384384
*/
385385
#define DTE_FLAG_V BIT_ULL(0)
386386
#define DTE_FLAG_TV BIT_ULL(1)
387+
#define DTE_FLAG_GIOV BIT_ULL(54)
388+
#define DTE_FLAG_GV BIT_ULL(55)
389+
#define DTE_GLX_SHIFT (56)
390+
#define DTE_GLX_MASK (3)
387391
#define DTE_FLAG_IR BIT_ULL(61)
388392
#define DTE_FLAG_IW BIT_ULL(62)
389393

390394
#define DTE_FLAG_IOTLB BIT_ULL(32)
391-
#define DTE_FLAG_GIOV BIT_ULL(54)
392-
#define DTE_FLAG_GV BIT_ULL(55)
393395
#define DTE_FLAG_MASK (0x3ffULL << 32)
394-
#define DTE_GLX_SHIFT (56)
395-
#define DTE_GLX_MASK (3)
396396
#define DEV_DOMID_MASK 0xffffULL
397397

398398
#define DTE_GCR3_VAL_A(x) (((x) >> 12) & 0x00007ULL)

0 commit comments

Comments
 (0)