Skip to content

Commit 8e8fbab

Browse files
ConchuODbebarino
authored andcommitted
dt-bindings: rtc: add refclk to mpfs-rtc
The rtc on PolarFire SoC does not use the AHB clock as its reference frequency, but rather a 1 MHz refclk that it shares with MTIMER. Add this second clock to the binding as a required property. Fixes: 4cbcc0d ("dt-bindings: rtc: add bindings for microchip mpfs rtc") Reviewed-by: Daire McNamara <[email protected]> Acked-by: Krzysztof Kozlowski <[email protected]> Signed-off-by: Conor Dooley <[email protected]> Link: https://lore.kernel.org/r/[email protected] Acked-by: Palmer Dabbelt <[email protected]> Signed-off-by: Stephen Boyd <[email protected]>
1 parent 8be99c7 commit 8e8fbab

File tree

1 file changed

+12
-3
lines changed

1 file changed

+12
-3
lines changed

Documentation/devicetree/bindings/rtc/microchip,mfps-rtc.yaml

Lines changed: 12 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -31,11 +31,19 @@ properties:
3131
to that of the RTC's count register.
3232
3333
clocks:
34-
maxItems: 1
34+
items:
35+
- description: |
36+
AHB clock
37+
- description: |
38+
Reference clock: divided by the prescaler to create a time-based
39+
strobe (typically 1 Hz) for the calendar counter. By default, the rtc
40+
on the PolarFire SoC shares it's reference with MTIMER so this will
41+
be a 1 MHz clock.
3542
3643
clock-names:
3744
items:
3845
- const: rtc
46+
- const: rtcref
3947

4048
required:
4149
- compatible
@@ -48,11 +56,12 @@ additionalProperties: false
4856

4957
examples:
5058
- |
59+
#include "dt-bindings/clock/microchip,mpfs-clock.h"
5160
rtc@20124000 {
5261
compatible = "microchip,mpfs-rtc";
5362
reg = <0x20124000 0x1000>;
54-
clocks = <&clkcfg 21>;
55-
clock-names = "rtc";
63+
clocks = <&clkcfg CLK_RTC>, <&clkcfg CLK_RTCREF>;
64+
clock-names = "rtc", "rtcref";
5665
interrupts = <80>, <81>;
5766
};
5867
...

0 commit comments

Comments
 (0)