Skip to content

Commit 8f0450c

Browse files
Paweł Anikielarndb
authored andcommitted
dts: socfpga: Add Mercury+ AA1 devicetree
Add support for the Mercury+ AA1 module for Arria 10 SoC FPGA. Signed-off-by: Paweł Anikiel <[email protected]> Signed-off-by: Joanna Brozek <[email protected]> Signed-off-by: Mariusz Glebocki <[email protected]> Signed-off-by: Tomasz Gorochowik <[email protected]> Signed-off-by: Maciej Mikunda <[email protected]> Reviewed-by: Arnd Bergmann <[email protected]> Link: https://lore.kernel.org/r/[email protected]' Signed-off-by: Arnd Bergmann <[email protected]>
1 parent 5cbd843 commit 8f0450c

File tree

2 files changed

+113
-0
lines changed

2 files changed

+113
-0
lines changed

arch/arm/boot/dts/Makefile

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1091,6 +1091,7 @@ dtb-$(CONFIG_ARCH_S5PV210) += \
10911091
s5pv210-torbreck.dtb
10921092
dtb-$(CONFIG_ARCH_INTEL_SOCFPGA) += \
10931093
socfpga_arria5_socdk.dtb \
1094+
socfpga_arria10_mercury_aa1.dtb \
10941095
socfpga_arria10_socdk_nand.dtb \
10951096
socfpga_arria10_socdk_qspi.dtb \
10961097
socfpga_arria10_socdk_sdmmc.dtb \
Lines changed: 112 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,112 @@
1+
// SPDX-License-Identifier: GPL-2.0
2+
/dts-v1/;
3+
4+
#include "socfpga_arria10.dtsi"
5+
6+
/ {
7+
8+
model = "Enclustra Mercury AA1";
9+
compatible = "altr,socfpga-arria10", "altr,socfpga";
10+
11+
aliases {
12+
ethernet0 = &gmac0;
13+
serial1 = &uart1;
14+
i2c0 = &i2c0;
15+
i2c1 = &i2c1;
16+
};
17+
18+
memory@0 {
19+
name = "memory";
20+
device_type = "memory";
21+
reg = <0x0 0x80000000>; /* 2GB */
22+
};
23+
24+
chosen {
25+
stdout-path = "serial1:115200n8";
26+
};
27+
};
28+
29+
&eccmgr {
30+
sdmmca-ecc@ff8c2c00 {
31+
compatible = "altr,socfpga-sdmmc-ecc";
32+
reg = <0xff8c2c00 0x400>;
33+
altr,ecc-parent = <&mmc>;
34+
interrupts = <15 IRQ_TYPE_LEVEL_HIGH>,
35+
<47 IRQ_TYPE_LEVEL_HIGH>,
36+
<16 IRQ_TYPE_LEVEL_HIGH>,
37+
<48 IRQ_TYPE_LEVEL_HIGH>;
38+
};
39+
};
40+
41+
&gmac0 {
42+
phy-mode = "rgmii";
43+
phy-addr = <0xffffffff>; /* probe for phy addr */
44+
45+
max-frame-size = <3800>;
46+
status = "okay";
47+
48+
phy-handle = <&phy3>;
49+
50+
mdio {
51+
#address-cells = <1>;
52+
#size-cells = <0>;
53+
compatible = "snps,dwmac-mdio";
54+
phy3: ethernet-phy@3 {
55+
txd0-skew-ps = <0>; /* -420ps */
56+
txd1-skew-ps = <0>; /* -420ps */
57+
txd2-skew-ps = <0>; /* -420ps */
58+
txd3-skew-ps = <0>; /* -420ps */
59+
rxd0-skew-ps = <420>; /* 0ps */
60+
rxd1-skew-ps = <420>; /* 0ps */
61+
rxd2-skew-ps = <420>; /* 0ps */
62+
rxd3-skew-ps = <420>; /* 0ps */
63+
txen-skew-ps = <0>; /* -420ps */
64+
txc-skew-ps = <1860>; /* 960ps */
65+
rxdv-skew-ps = <420>; /* 0ps */
66+
rxc-skew-ps = <1680>; /* 780ps */
67+
reg = <3>;
68+
};
69+
};
70+
};
71+
72+
&gpio0 {
73+
status = "okay";
74+
};
75+
76+
&gpio1 {
77+
status = "okay";
78+
};
79+
80+
&gpio2 {
81+
status = "okay";
82+
};
83+
84+
&i2c1 {
85+
status = "okay";
86+
isl12022: isl12022@6f {
87+
status = "okay";
88+
compatible = "isil,isl12022";
89+
reg = <0x6f>;
90+
};
91+
};
92+
93+
/* Following mappings are taken from arria10 socdk dts */
94+
&mmc {
95+
status = "okay";
96+
cap-sd-highspeed;
97+
broken-cd;
98+
bus-width = <4>;
99+
};
100+
101+
&osc1 {
102+
clock-frequency = <33330000>;
103+
};
104+
105+
&uart1 {
106+
status = "okay";
107+
};
108+
109+
&usb0 {
110+
status = "okay";
111+
dr_mode = "host";
112+
};

0 commit comments

Comments
 (0)