We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent acb47aa commit 8f83686Copy full SHA for 8f83686
drivers/spi/spi-sh-msiof.c
@@ -86,6 +86,7 @@ struct sh_msiof_spi_priv {
86
/* SITMDR1 and SIRMDR1 */
87
#define SIMDR1_TRMD BIT(31) /* Transfer Mode (1 = Master mode) */
88
#define SIMDR1_SYNCMD GENMASK(29, 28) /* SYNC Mode */
89
+#define SIMDR1_SYNCMD_PULSE 0U /* Frame start sync pulse */
90
#define SIMDR1_SYNCMD_SPI 2U /* Level mode/SPI */
91
#define SIMDR1_SYNCMD_LR 3U /* L/R mode */
92
#define SIMDR1_SYNCAC BIT(25) /* Sync Polarity (1 = Active-low) */
0 commit comments