@@ -721,7 +721,7 @@ static struct platform_driver exynos_sysmmu_driver __refdata = {
721
721
}
722
722
};
723
723
724
- static inline void update_pte (sysmmu_pte_t * ent , sysmmu_pte_t val )
724
+ static inline void exynos_iommu_set_pte (sysmmu_pte_t * ent , sysmmu_pte_t val )
725
725
{
726
726
dma_sync_single_for_cpu (dma_dev , virt_to_phys (ent ), sizeof (* ent ),
727
727
DMA_TO_DEVICE );
@@ -933,7 +933,7 @@ static sysmmu_pte_t *alloc_lv2entry(struct exynos_iommu_domain *domain,
933
933
if (!pent )
934
934
return ERR_PTR (- ENOMEM );
935
935
936
- update_pte (sent , mk_lv1ent_page (virt_to_phys (pent )));
936
+ exynos_iommu_set_pte (sent , mk_lv1ent_page (virt_to_phys (pent )));
937
937
kmemleak_ignore (pent );
938
938
* pgcounter = NUM_LV2ENTRIES ;
939
939
handle = dma_map_single (dma_dev , pent , LV2TABLE_SIZE ,
@@ -994,7 +994,7 @@ static int lv1set_section(struct exynos_iommu_domain *domain,
994
994
* pgcnt = 0 ;
995
995
}
996
996
997
- update_pte (sent , mk_lv1ent_sect (paddr , prot ));
997
+ exynos_iommu_set_pte (sent , mk_lv1ent_sect (paddr , prot ));
998
998
999
999
spin_lock (& domain -> lock );
1000
1000
if (lv1ent_page_zero (sent )) {
@@ -1018,7 +1018,7 @@ static int lv2set_page(sysmmu_pte_t *pent, phys_addr_t paddr, size_t size,
1018
1018
if (WARN_ON (!lv2ent_fault (pent )))
1019
1019
return - EADDRINUSE ;
1020
1020
1021
- update_pte (pent , mk_lv2ent_spage (paddr , prot ));
1021
+ exynos_iommu_set_pte (pent , mk_lv2ent_spage (paddr , prot ));
1022
1022
* pgcnt -= 1 ;
1023
1023
} else { /* size == LPAGE_SIZE */
1024
1024
int i ;
@@ -1150,7 +1150,7 @@ static size_t exynos_iommu_unmap(struct iommu_domain *iommu_domain,
1150
1150
}
1151
1151
1152
1152
/* workaround for h/w bug in System MMU v3.3 */
1153
- update_pte (ent , ZERO_LV2LINK );
1153
+ exynos_iommu_set_pte (ent , ZERO_LV2LINK );
1154
1154
size = SECT_SIZE ;
1155
1155
goto done ;
1156
1156
}
@@ -1171,7 +1171,7 @@ static size_t exynos_iommu_unmap(struct iommu_domain *iommu_domain,
1171
1171
}
1172
1172
1173
1173
if (lv2ent_small (ent )) {
1174
- update_pte (ent , 0 );
1174
+ exynos_iommu_set_pte (ent , 0 );
1175
1175
size = SPAGE_SIZE ;
1176
1176
domain -> lv2entcnt [lv1ent_offset (iova )] += 1 ;
1177
1177
goto done ;
0 commit comments