67
67
static const struct amd_ip_funcs nv_common_ip_funcs ;
68
68
69
69
/* Navi */
70
- static const struct amdgpu_video_codec_info nv_video_codecs_encode_array [] =
71
- {
70
+ static const struct amdgpu_video_codec_info nv_video_codecs_encode_array [] = {
72
71
{codec_info_build (AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC , 4096 , 2304 , 0 )},
73
72
{codec_info_build (AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC , 4096 , 2304 , 0 )},
74
73
};
75
74
76
- static const struct amdgpu_video_codecs nv_video_codecs_encode =
77
- {
75
+ static const struct amdgpu_video_codecs nv_video_codecs_encode = {
78
76
.codec_count = ARRAY_SIZE (nv_video_codecs_encode_array ),
79
77
.codec_array = nv_video_codecs_encode_array ,
80
78
};
81
79
82
80
/* Navi1x */
83
- static const struct amdgpu_video_codec_info nv_video_codecs_decode_array [] =
84
- {
81
+ static const struct amdgpu_video_codec_info nv_video_codecs_decode_array [] = {
85
82
{codec_info_build (AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG2 , 4096 , 4096 , 3 )},
86
83
{codec_info_build (AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4 , 4096 , 4096 , 5 )},
87
84
{codec_info_build (AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC , 4096 , 4096 , 52 )},
@@ -91,8 +88,7 @@ static const struct amdgpu_video_codec_info nv_video_codecs_decode_array[] =
91
88
{codec_info_build (AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VP9 , 8192 , 4352 , 0 )},
92
89
};
93
90
94
- static const struct amdgpu_video_codecs nv_video_codecs_decode =
95
- {
91
+ static const struct amdgpu_video_codecs nv_video_codecs_decode = {
96
92
.codec_count = ARRAY_SIZE (nv_video_codecs_decode_array ),
97
93
.codec_array = nv_video_codecs_decode_array ,
98
94
};
@@ -108,8 +104,7 @@ static const struct amdgpu_video_codecs sc_video_codecs_encode = {
108
104
.codec_array = sc_video_codecs_encode_array ,
109
105
};
110
106
111
- static const struct amdgpu_video_codec_info sc_video_codecs_decode_array_vcn0 [] =
112
- {
107
+ static const struct amdgpu_video_codec_info sc_video_codecs_decode_array_vcn0 [] = {
113
108
{codec_info_build (AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG2 , 4096 , 4096 , 3 )},
114
109
{codec_info_build (AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4 , 4096 , 4096 , 5 )},
115
110
{codec_info_build (AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC , 4096 , 4096 , 52 )},
@@ -120,8 +115,7 @@ static const struct amdgpu_video_codec_info sc_video_codecs_decode_array_vcn0[]
120
115
{codec_info_build (AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_AV1 , 8192 , 4352 , 0 )},
121
116
};
122
117
123
- static const struct amdgpu_video_codec_info sc_video_codecs_decode_array_vcn1 [] =
124
- {
118
+ static const struct amdgpu_video_codec_info sc_video_codecs_decode_array_vcn1 [] = {
125
119
{codec_info_build (AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG2 , 4096 , 4096 , 3 )},
126
120
{codec_info_build (AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4 , 4096 , 4096 , 5 )},
127
121
{codec_info_build (AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC , 4096 , 4096 , 52 )},
@@ -131,27 +125,23 @@ static const struct amdgpu_video_codec_info sc_video_codecs_decode_array_vcn1[]
131
125
{codec_info_build (AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VP9 , 8192 , 4352 , 0 )},
132
126
};
133
127
134
- static const struct amdgpu_video_codecs sc_video_codecs_decode_vcn0 =
135
- {
128
+ static const struct amdgpu_video_codecs sc_video_codecs_decode_vcn0 = {
136
129
.codec_count = ARRAY_SIZE (sc_video_codecs_decode_array_vcn0 ),
137
130
.codec_array = sc_video_codecs_decode_array_vcn0 ,
138
131
};
139
132
140
- static const struct amdgpu_video_codecs sc_video_codecs_decode_vcn1 =
141
- {
133
+ static const struct amdgpu_video_codecs sc_video_codecs_decode_vcn1 = {
142
134
.codec_count = ARRAY_SIZE (sc_video_codecs_decode_array_vcn1 ),
143
135
.codec_array = sc_video_codecs_decode_array_vcn1 ,
144
136
};
145
137
146
138
/* SRIOV Sienna Cichlid, not const since data is controlled by host */
147
- static struct amdgpu_video_codec_info sriov_sc_video_codecs_encode_array [] =
148
- {
139
+ static struct amdgpu_video_codec_info sriov_sc_video_codecs_encode_array [] = {
149
140
{codec_info_build (AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC , 4096 , 2160 , 0 )},
150
141
{codec_info_build (AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC , 7680 , 4352 , 0 )},
151
142
};
152
143
153
- static struct amdgpu_video_codec_info sriov_sc_video_codecs_decode_array_vcn0 [] =
154
- {
144
+ static struct amdgpu_video_codec_info sriov_sc_video_codecs_decode_array_vcn0 [] = {
155
145
{codec_info_build (AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG2 , 4096 , 4096 , 3 )},
156
146
{codec_info_build (AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4 , 4096 , 4096 , 5 )},
157
147
{codec_info_build (AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC , 4096 , 4096 , 52 )},
@@ -162,8 +152,7 @@ static struct amdgpu_video_codec_info sriov_sc_video_codecs_decode_array_vcn0[]
162
152
{codec_info_build (AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_AV1 , 8192 , 4352 , 0 )},
163
153
};
164
154
165
- static struct amdgpu_video_codec_info sriov_sc_video_codecs_decode_array_vcn1 [] =
166
- {
155
+ static struct amdgpu_video_codec_info sriov_sc_video_codecs_decode_array_vcn1 [] = {
167
156
{codec_info_build (AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG2 , 4096 , 4096 , 3 )},
168
157
{codec_info_build (AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4 , 4096 , 4096 , 5 )},
169
158
{codec_info_build (AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC , 4096 , 4096 , 52 )},
@@ -173,20 +162,17 @@ static struct amdgpu_video_codec_info sriov_sc_video_codecs_decode_array_vcn1[]
173
162
{codec_info_build (AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VP9 , 8192 , 4352 , 0 )},
174
163
};
175
164
176
- static struct amdgpu_video_codecs sriov_sc_video_codecs_encode =
177
- {
165
+ static struct amdgpu_video_codecs sriov_sc_video_codecs_encode = {
178
166
.codec_count = ARRAY_SIZE (sriov_sc_video_codecs_encode_array ),
179
167
.codec_array = sriov_sc_video_codecs_encode_array ,
180
168
};
181
169
182
- static struct amdgpu_video_codecs sriov_sc_video_codecs_decode_vcn0 =
183
- {
170
+ static struct amdgpu_video_codecs sriov_sc_video_codecs_decode_vcn0 = {
184
171
.codec_count = ARRAY_SIZE (sriov_sc_video_codecs_decode_array_vcn0 ),
185
172
.codec_array = sriov_sc_video_codecs_decode_array_vcn0 ,
186
173
};
187
174
188
- static struct amdgpu_video_codecs sriov_sc_video_codecs_decode_vcn1 =
189
- {
175
+ static struct amdgpu_video_codecs sriov_sc_video_codecs_decode_vcn1 = {
190
176
.codec_count = ARRAY_SIZE (sriov_sc_video_codecs_decode_array_vcn1 ),
191
177
.codec_array = sriov_sc_video_codecs_decode_array_vcn1 ,
192
178
};
@@ -536,8 +522,7 @@ static void nv_program_aspm(struct amdgpu_device *adev)
536
522
537
523
}
538
524
539
- const struct amdgpu_ip_block_version nv_common_ip_block =
540
- {
525
+ const struct amdgpu_ip_block_version nv_common_ip_block = {
541
526
.type = AMD_IP_BLOCK_TYPE_COMMON ,
542
527
.major = 1 ,
543
528
.minor = 0 ,
@@ -632,8 +617,7 @@ static int nv_update_umd_stable_pstate(struct amdgpu_device *adev,
632
617
return 0 ;
633
618
}
634
619
635
- static const struct amdgpu_asic_funcs nv_asic_funcs =
636
- {
620
+ static const struct amdgpu_asic_funcs nv_asic_funcs = {
637
621
.read_disabled_bios = & nv_read_disabled_bios ,
638
622
.read_bios_from_rom = & amdgpu_soc15_read_bios_from_rom ,
639
623
.read_register = & nv_read_register ,
0 commit comments