We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent bef7a78 commit 93c89f0Copy full SHA for 93c89f0
drivers/clk/Makefile
@@ -95,7 +95,7 @@ obj-$(CONFIG_MACH_PIC32) += microchip/
95
ifeq ($(CONFIG_COMMON_CLK), y)
96
obj-$(CONFIG_ARCH_MMP) += mmp/
97
endif
98
-obj-$(CONFIG_ARCH_MSTARV7) += mstar/
+obj-y += mstar/
99
obj-y += mvebu/
100
obj-$(CONFIG_ARCH_MXS) += mxs/
101
obj-$(CONFIG_COMMON_CLK_NXP) += nxp/
drivers/clk/mstar/Kconfig
@@ -1,5 +1,9 @@
1
# SPDX-License-Identifier: GPL-2.0-only
2
config MSTAR_MSC313_MPLL
3
- bool
4
- select REGMAP
+ bool "MStar MPLL driver"
+ depends on ARCH_MSTARV7 || COMPILE_TEST
5
+ default ARCH_MSTARV7
6
select REGMAP_MMIO
7
+ help
8
+ Support for the MPLL PLL and dividers block present on
9
+ MStar/Sigmastar SoCs.
0 commit comments