Skip to content

Commit 96fe579

Browse files
committed
Merge branch 'remotes/lorenzo/pci/mediatek-gen3'
- Disable Mediatek DVFSRC voltage request since lack of DVFSRC to respond to the request causes failure to exit L1 PM Substate (Jianjun Wang) * remotes/lorenzo/pci/mediatek-gen3: PCI: mediatek-gen3: Disable DVFSRC voltage request
2 parents fd785c6 + ab344fd commit 96fe579

File tree

1 file changed

+8
-0
lines changed

1 file changed

+8
-0
lines changed

drivers/pci/controller/pcie-mediatek-gen3.c

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -79,6 +79,9 @@
7979
#define PCIE_ICMD_PM_REG 0x198
8080
#define PCIE_TURN_OFF_LINK BIT(4)
8181

82+
#define PCIE_MISC_CTRL_REG 0x348
83+
#define PCIE_DISABLE_DVFSRC_VLT_REQ BIT(1)
84+
8285
#define PCIE_TRANS_TABLE_BASE_REG 0x800
8386
#define PCIE_ATR_SRC_ADDR_MSB_OFFSET 0x4
8487
#define PCIE_ATR_TRSL_ADDR_LSB_OFFSET 0x8
@@ -297,6 +300,11 @@ static int mtk_pcie_startup_port(struct mtk_pcie_port *port)
297300
val &= ~PCIE_INTX_ENABLE;
298301
writel_relaxed(val, port->base + PCIE_INT_ENABLE_REG);
299302

303+
/* Disable DVFSRC voltage request */
304+
val = readl_relaxed(port->base + PCIE_MISC_CTRL_REG);
305+
val |= PCIE_DISABLE_DVFSRC_VLT_REQ;
306+
writel_relaxed(val, port->base + PCIE_MISC_CTRL_REG);
307+
300308
/* Assert all reset signals */
301309
val = readl_relaxed(port->base + PCIE_RST_CTRL_REG);
302310
val |= PCIE_MAC_RSTB | PCIE_PHY_RSTB | PCIE_BRG_RSTB | PCIE_PE_RSTB;

0 commit comments

Comments
 (0)