We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent e1cd82a commit 9de4999Copy full SHA for 9de4999
arch/x86/mm/init.c
@@ -714,6 +714,11 @@ static void __init memory_map_bottom_up(unsigned long map_start,
714
static void __init init_trampoline(void)
715
{
716
#ifdef CONFIG_X86_64
717
+ /*
718
+ * The code below will alias kernel page-tables in the user-range of the
719
+ * address space, including the Global bit. So global TLB entries will
720
+ * be created when using the trampoline page-table.
721
+ */
722
if (!kaslr_memory_enabled())
723
trampoline_pgd_entry = init_top_pgt[pgd_index(__PAGE_OFFSET)];
724
else
0 commit comments