Skip to content

Commit a3ec59e

Browse files
Thippeswamyhkwilczynski
authored andcommitted
dt-bindings: PCI: xilinx-cpm: Fix overlapping of bridge register and 32-bit BAR addresses
The current configuration had non-prefetchable memory overlapping with bridge registers by 64KB from base address. This patch fixes the 'ranges' property in the device tree by adjusting the non-prefetchable memory addresses beyond the 64KB mark to prevent conflicts. [kwilczynski: commit log] Link: https://lore.kernel.org/linux-pci/[email protected] Signed-off-by: Thippeswamy Havalige <[email protected]> Signed-off-by: Krzysztof Wilczyński <[email protected]> Acked-by: Krzysztof Kozlowski <[email protected]>
1 parent 743025b commit a3ec59e

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

Documentation/devicetree/bindings/pci/xilinx-versal-cpm.yaml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -92,7 +92,7 @@ examples:
9292
<0 0 0 3 &pcie_intc_0 2>,
9393
<0 0 0 4 &pcie_intc_0 3>;
9494
bus-range = <0x00 0xff>;
95-
ranges = <0x02000000 0x0 0xe0000000 0x0 0xe0000000 0x0 0x10000000>,
95+
ranges = <0x02000000 0x0 0xe0010000 0x0 0xe0010000 0x0 0x10000000>,
9696
<0x43000000 0x80 0x00000000 0x80 0x00000000 0x0 0x80000000>;
9797
msi-map = <0x0 &its_gic 0x0 0x10000>;
9898
reg = <0x0 0xfca10000 0x0 0x1000>,

0 commit comments

Comments
 (0)